

# Active-Matrix Organic Light-Emitting Diode (AMOLED)

## Product Specification

<b>CUSTOMER</b>	<b>STANDARD</b>		
<b>PRODUCT NUMBER</b>	<b>DLA320480AB035F (3.5 inch HVGA AMOLED Module)</b>		
<b>CUSTOMER APPROVAL</b>			<b>Date</b>

<b>INTERNAL APPROVALS</b>			
<b>Quality Mgr</b>	<b>Product Mgr</b>	<b>Mech. Eng</b>	<b>Elect Eng</b>
<b>Pat</b>	<b>Annie</b>	<b>CJJ</b>	<b>Kevin</b>
Date: 11-Jan-2013	Date: 11-Jan-2013	Date: 10-Jan-2013	Date: 10-Jan-2013

- Approval for Specification Only
- Approval for Specification and Sample

Sample no.:

Date: 11-Jan-2013

ISIR no.:



## TABLE of CONTENTS

<b>1. PURPOSE</b>	5
<b>2. GENERAL SPECIFICATIONS</b>	5
<b>3. MECHANICAL SPECIFICATIONS</b>	5
<b>4. ABSOLUTE MAXIMUM RATINGS</b>	6
<b>5. ELECTRICAL CHARACTERISTICS</b>	7
<b>6. INTERFACE</b>	8
6-1. Block Diagram	8
6-2. Pin Assignment of module connector	9
6-3. Interface Characteristics	11
<i>6-3-1. DBI Type B interface characteristics</i>	11
<i>6-3-2. DBI Type C interface characteristics</i>	12
<i>6-3-3. DPI Interface characteristics</i>	13
<b>7. POWER ON/OFF TIMING AND POWER SEQUENCE</b>	15
7-1. Power-On Timing	15
7-2. Power-Off Timing	16
7-3. Power ON/OFF Sequence	17
<b>8. OPTICAL CHARACTERISTICS</b>	18
<b>9. MECHANICAL DRAWING</b>	19
<b>10. RELIABILITY</b>	20

## 1、PURPOSE：

This documentation defines general product specification for DLA320480AB035F (AMOLED) module supplied by Densitron. The information described in this technical specification is tentative. Please Contact Densitron's representative while your product is modified.

## 2、GENERAL SPECIFICATIONS：

- Driving Mode：Active Matrix
- Color Mode：16.7M color (24bit 8(R):8(G):8(B)).
- Resolution：320RGB(H) x 480 (V)
- Driver IC：HX5227-A，All-in-One
- Supported Interface：
  - MIPI-DBI 8/16/24 bit MPU parallel interface
  - MIPI-DPI 8/16/24 data lines parallel video (RGB) interface
  - MIPI-DBI Serial data transfer interface

## 3、MECHANICAL SPECIFICATIONS：

No.	Items	Specification	Unit
1	Diagonal Size	3.5	Inch
2	Resolution	320 x RGB x 480	
3	Pixel Pitch	0.153 x 0.153	mm
4	Active Area	48.96 x 73.44	mm
5	Panel Dimension	52.9(W) x 83.5(H)	mm
6	Module Dimension	52.9(W) x 120.6(H) x 1.22(T)	mm
7	Driver IC	HX5227-A	mm
8	Weight	11.7	g

#### 4、ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are listed on Table 1. When used outside absolute maximum ratings, the AMOLED Display Module may be permanently damaged.

**Table 1: Absolute maximum ratings**

Parameter	Symbol	Values		UNIT	Notes
		MIN	MAX		
Supply Voltage	V <sub>CI</sub>	-0.3	+5.5	[V]	Maximim IC rating
Supply Voltage	IOVCC	-0.3	+3.6	[V]	Maximim IC rating
Operating Temp.	T <sub>OP</sub>	TBD	TBD	[°C]	
Storage Temp	T <sub>ST</sub>	TBD	TBD	[°C]	
Operating Humidity	H <sub>OP</sub>		TBD	[%]	
Storage Humidity	H <sub>ST</sub>		TBD	[%]	

## 5 、 ELECTRICAL CHARACTERISTICS

Using AMOLED display module within the following specifications is strongly recommended for normal operation. If these characteristics are exceeded during normal operation, the display module may malfunction and cause poor reliability.

**Table 2: Electrical specifications**

Parameter	Symbol	Values			Unit	Notes
		MIN	TYP	MAX		
Power supply voltage	V <sub>CI</sub>	3.3	3.7	4.2	[V]	
	IOVCC	1.65	-	3.3	[V]	
Power supply current (normal operation)	I <sub>VCI</sub>	-	200	500	[mA]	Note [1]
	I <sub>IOVCC</sub>	-	-	300	[ A]	
Power supply current (Sleep-in mode)	I <sub>VCI</sub>	-	3.5	-		Note [2]
	I <sub>IOVCC</sub>	-	11	-		Note [3]
Module Power consumption (normal operation)	P <sub>c_n</sub>	-	0.7	1.5	[W]	Note [1]
Input High Voltage	V <sub>IH</sub>	0.7xIOVCC	-	IOVCC	[V]	
Input Low Voltage	V <sub>IL</sub>	-0.3V	-	0.3xIOVCC	[V]	
Output high voltage ( DB0-23 Pins, SDA)	V <sub>OH1</sub>	0.8xIOVCC	-	-	[V]	
Output low voltage ( DB0-23 Pins, SDA)	V <sub>OL1</sub>	-	-	0.2xIOVCC	[V]	

**Note:**

- [1] – MAX value corresponds to displaying flat white image at maximum brightness.
- [2] – will be verified after module manufacturing and characterization; listed value is based on Drive-IC test;
- [3] – will be verified after module manufacturing and characterization; listed value is based on Drive-IC test and Power IC specification.

For detailed description of electrical/command data and timing, please refer to Driver IC specification.

6、 INTERFACE :

6-1. Block-Diagram

Block-diagram of AMOLED display module is shown in Figure 1.




Figure 1 : Block-Diagram of AMOLED display module

**6-2. Pin Assignment of Module Connector**

61-pin FPC connector is used to connect electronics interface and power of the module. The connector is a model # 04-6296-061-931-846+ manufactured by Kyocera.

**Table 3: Module connector pin configuration**

Pin no.	I/O	Symbol	Function																					
1	-	NC	-																					
2	-	NC	-																					
3	-	NC	-																					
4	P	VSS	Ground.																					
5	P	VSS	Ground.																					
6	P	VSS	Ground.																					
7	P	VCI	A power supply for the analog power, DC/DC converter.																					
8	P	VCI	A power supply for the analog power, DC/DC converter.																					
9	P	VSS	Ground.																					
10	P	VSS	Ground.																					
11	P	IOVCC	A power supply for the I/O circuit and logic power.																					
12	P	IOVCC	A power supply for the I/O circuit and logic power.																					
13	O	SDO	Serial data output.																					
14	O	TE	Serves TE (Tearing Effect ) pin on MPU interface.																					
15	I/O	DB23	<table border="1"> <thead> <tr> <th>Interface mode</th> <th>Command</th> <th>Data</th> </tr> </thead> <tbody> <tr><td>DBI 8-bit</td><td>DB7~0</td><td>DB7~0</td></tr> <tr><td>DBI 16-bit</td><td>DB7~0</td><td>DB15~0</td></tr> <tr><td>DBI 24-bit</td><td>DB7~0</td><td>DB23~0</td></tr> <tr><td>DPI 8-bit</td><td>SDA</td><td>DB7~0</td></tr> <tr><td>DPI 16-bit</td><td>SDA</td><td>DB15~0</td></tr> <tr><td>DPI 24-bit</td><td>SDA</td><td>DB23~0</td></tr> </tbody> </table>	Interface mode	Command	Data	DBI 8-bit	DB7~0	DB7~0	DBI 16-bit	DB7~0	DB15~0	DBI 24-bit	DB7~0	DB23~0	DPI 8-bit	SDA	DB7~0	DPI 16-bit	SDA	DB15~0	DPI 24-bit	SDA	DB23~0
Interface mode	Command	Data																						
DBI 8-bit	DB7~0	DB7~0																						
DBI 16-bit	DB7~0	DB15~0																						
DBI 24-bit	DB7~0	DB23~0																						
DPI 8-bit	SDA	DB7~0																						
DPI 16-bit	SDA	DB15~0																						
DPI 24-bit	SDA	DB23~0																						
16	I/O	DB22																						
17	I/O	DB21																						
18	I/O	DB20																						
19	I/O	DB19																						
20	I/O	DB18																						
21	I/O	DB17																						
22	I/O	DB16																						
23	I/O	DB15																						
24	I/O	DB14																						
25	I/O	DB13																						
26	I/O	DB12																						
27	I/O	DB11																						
28	I/O	DB10																						
29	I/O	DB9																						
30	I/O	DB8																						
31	I/O	DB7																						
32	I/O	DB6																						
33	I/O	DB5																						
34	I/O	DB4																						
35	I/O	DB3																						
36	I/O	DB2																						
37	I/O	DB1																						
38	I/O	DB0																						
39	I/O	SDA	Serial data input/output.																					



40	I	DOTCLK	Dot clock signal. If this pin is not used, please connect it to VSS or IOVCC.					
41	I	DE	A data enable signal in DPI I/F mode. If this pin is not used, please connect it to VSS or IOVCC.					
42	I	HSYNC	Line synchronizing signal. If this pin is not used, please connect it to VSS or IOVCC.					
43	I	VSYNC	Serves VS signal pin on DPI interface. (Input pad). If this pin is not used, please connect it to VSS or IOVCC.					
44	I	RDX_E	DBI Type-A: 0: Read/Write disable, 1: Read/Write enable. DBI Type-B: Serves as a read signal and read data at the low level. If this pin is not used, please connect it to VSS or IOVCC.					
45	I	WRX_SCL	DBI Type-A mode: 0: Read/Write disable, 1: Read/Write enable. DBI Type-B mode: Serves as a write signal and write data at the low level. DBI Type-C mode: it servers as SCL (Serial Clock) If this pin is not used, please connect it to VSS or IOVCC.					
46	I	DCX	DBI Type-A/B: Data / Command Selection pin DBI Type-C Option3: Data / Command Selection pin. If this pin is not used, please connect it to VSS or IOVCC.					
47	I	CSX	Chip select signal. Low: chip can be accessed; High: chip cannot be accessed. If this pin is not used, please connect it to VSS or IOVCC.					
48	I	RESX	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied (Must be connected to VSS or IOVCC).					
49	I	BS0	BS3	BS2	BS1	BS0	MPU interface mode	DB pins
50	I	BS1	0	0	0	0	DBI TYPE-B 8-bit	DB23-DB8: Unused DB7-DB0: Data
51	I	BS2	0	0	0	1	DBI TYPE-B 16-bit	DB23-DB16: Unused DB15-DB0: Data
			0	1	0	0	DBI TYPE-B 24-bit	DB23-DB0: Data
52	I	BS3	0	1	0	1	DBI TYPE-C Option 1	SDA, DB23-DB0
			0	1	1	0	DBI TYPE-C Option 3	SDA, DB23-DB0
53	P	VCI	A power supply for the analog power, DC/DC converter.					
54	P	VCI	A power supply for the analog power, DC/DC converter.					
55	P	VSS	Ground.					
56	P	VSS	Ground.					
57	P	VSS	Ground.					
58	-	NC	-					
59	-	NC	-					
60	-	NC	-					
61	-	NC	-					

### 6-3. Interface Characteristics

#### 6-3-1. DBI Type B interface characteristics




Figure 1: DBI Type B interface characteristics

Table 4: DBI Type B interface characteristics

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
DCX	tAST	Address setup time	0	-	ns	-
	tAHT	Address hold time (Write/Read)	10	-		
CSX	tCS	Chip select setup time (Write)	10	-	ns	-
	tRCS	Chip select setup time (Read register)	45	-		
	tRCS	Chip select setup time (GRAM)	355	-		
	tCSF	Chip select wait time (Write/Read)	10	-		
WRX_SCL	tWC	Write cycle (write register)	50	740	ns	-
	tWC	Write cycle (write GRAM@SLPOUT)	47	740		
	tWC	Write cycle (write GRAM@SLPIN)	100	740		
	tWRH	Control pulse "H" duration	15	-		
	tWRL	Control pulse "L" duration	15	-		
RDX_E	tRC	Read cycle (read register)	160	-	ns	-
	tRC	Read cycle (GRAM)	450	-		
	tRDH	Control pulse "H" duration	90	-		
	tRDL	Control pulse "L" duration (read register)	35	-		
	tRDL	Control pulse "L" duration (GRAM)	345	-		
DB[23:0]	tWDT	Data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tWHT	Data hold time	10	-		
	tRACC	Read access time (read register)	-	40		
	tRACC	Read access time (GRAM)	-	340		
	tROH	Output disable time	10	-		

Notes: (1) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

(2) Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

6-3-2. DBI Type C interface characteristics




Figure 2: DBI Type C Interface Characteristics

Table 5: DBI Type C Interface Characteristics

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
CSX	tCSS	Chip select setup time (Write)	15	-	ns	-
	tCSS	Chip select setup time (Read)	60	-		
	tCSH	Chip select hold time (Write)	15	-		
	tCSH	Chip select hold time (Read)	65	-		
DCX	tAST	Address setup time	0	-	ns	-
	tAHT	Address hold time (Write/Read)	10	-		
WRX_SCL (Write)	tWC	Write cycle	66	-	ns	-
	tWRH	Control pulse "H" duration	15	-		
	tWRL	Control pulse "L" duration	15	-		
WRX_SCL (Read)	tRC	Read cycle	150	-	ns	-
	tRDH	Control pulse "H" duration	60	-		
	tRDH	Control pulse "L" duration	60	-		
SDA (Input)	tDS	Data setup time	10	-	ns	For maximum CL=30pF
	tDT	Data hold time	10	-		
SDA (Output)	tRACC	Read access time	10	50	ns	For minimum CL=8pF
	tOD	Output disable time	15	50		

**Note:** (1) The input signal rise time and fall time ( $t_r$ ,  $t_f$ ) is specified at 15 ns or less.  
(2) Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

6-3-3. DPI Interface characteristics




Figure 3: General timings for RGB I/F-1

Table 6: DPI interface characteristics-1

Item	Symbol	Condition	Spec.			Unit
			Min.	Typ.	Max.	
Vertical sync. Setup Time	VSST	-	10	-	-	ns
Vertical sync. Hold Time	VSHT	-	10	-	-	ns
Horizontal sync. Setup Time	HSST	-	10	-	-	ns
Horizontal sync. Hold Time	HSHT	-	10	-	-	ns
Pixel Clock Cycle	PCLKCYC	24-/18-/ 16-bit 8-bit	47 33	-	-	ns
Pixel Clock Setup Time	PLCKLT	-	10	-	-	ns
Pixel Clock High Time	PCLKHT	-	10	-	-	ns
Data Setup Time DB[17:0], Enable	DST	-	10	-	-	ns
Data Hold Time DB[17:0], Enable	DHT	-	10	-	-	ns

**Note:** (1) Signal rise and fall times are equal or less than 20ns.  
(2) Measure of input signals are using 0.3xIOVCC for low state and 0.7xIOVCC for high state.




Figure 4: General timings for RGB I/F-2

Table 7: DPI interface characteristics-2

Item	Symbol	Condition	Specification			Unit
			Min	Typ.	Max	
Vertical Timing						
Vertical cycle period	$T_{VP}$	-	486	-	-	HS
Vertical low pulse width	$T_{VS}$	-	2	-	-	HS
Vertical front porch	$T_{VFP}$	-	2	-	-	HS
Vertical back porch	$T_{VBP}$	-	2	-	-	HS
Vertical blanking period	$T_{VBL}$	$T_{VBP} + T_{VFP}$	6	-	-	HS
Vertical active area	$T_{VDISP}$	-	-	480	-	HS
			-		-	HS
			-		-	HS
Vertical refresh rate	$T_{VRR}$	Frame rate	50	60	70	Hz
Horizontal Timing						
Horizontal cycle period	$T_{HP}$	-	326	-	-	DOTCLK
Horizontal low pulse width	$T_{HS}$	-	2	-	-	DOTCLK
Horizontal front porch	$T_{HFP}$	-	2	-	-	DOTCLK
Horizontal back porch	$T_{HBP}$	-	2	-	-	DOTCLK
Horizontal blanking period	$T_{HBL}$	$T_{HBP} + T_{HFP}$	6	-	-	DOTCLK
Horizontal active area	$T_{HDISP}$	-	-	-	-	DOTCLK
Pixel clock cycle	$f_{CLKCYC}$	-	9	-	-	MHz
TVRR=60Hz						

**Note:** (1) IOVCC=1.65 to 3.3V, VCI=2.3 to 3.3V, VSSA=VSSD=0V  
 (2) Data lines can be set to "High" or "Low" during blanking time – Don't care.  
 (3) HP is multiples of PCLK.

## 7、 POWER ON/OFF TIMING AND POWER SEQUENCE

### 7-1. Power-On Timing





Figure 5: Power-on timing

Table 8: Power-on timing parameters

Parameter	Values			Unit
	MIN	TYP	MAX	
T <sub>1</sub>	10	-	-	s
T <sub>2</sub>	6	-	-	ms
T <sub>3</sub>	2	-	-	ms
T <sub>4</sub>	-	-	10	ms
T <sub>5</sub>			4	ms

**7-2. Power-Off Timing**



**Figure 6: Power-off timing**

**Table 9: Power-off timing parameters**

Parameter	Values			Unit
	MIN	TYP	MAX	
$T_1$	-	-	5	ms
$T_2$	5	-	-	ms
$T_3$	1	-	-	ms
$T_4$	0	-	-	ms

### **7-3. Power ON/OFF Sequence**

IOVCC and VCI can be applied in any order. IOVCC and VCI can be powered down in any order. During power off, AMOLED display is in the Sleep Out mode, IOVCC must be powered down minimum 120msec after RESX has been released. During power off, if AMOLED display is in the Sleep In mode, IOVCC and VCI can be powered down minimum 0msec after RESX has been released. CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX. There will be no damage to the display module if the power sequences are not met. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence. Please refer to Driver IC specifications for further details.



**8 、 OPTICAL CHARACTERISTICS :**

Optical characteristics are determined after the unit had been “ON” and stable at 30% of full white for approximately 30 minutes in a dark environment at 25°C . The values specified are at a viewing angle of  $\Phi$  and  $\Theta$  equal to 0°. Figure 8 represents additional illustration about measurement method.

The chromaticity coordinates CIE<sub>x,y</sub> for R, G, B, W are defined as color coordinate value on the CIE 1931 color chart.

Contrast ratio is defined by the following formula :

$$\text{Contrast Ratio} = \frac{\text{Luminance of all pixels on at full white}}{\text{Luminance of full black}}$$

The viewing angle is defined as shown on Figure 9. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.

Table 10 : Optical characteristics of display module

Parameter	Value			Units	Comments
	Min.	Typ.	Max.		
Normal mode Luminance	150	180	210	cd/m <sup>2</sup>	Display Average
CIE <sub>x</sub> (White)	-	0.33	-		x, y (CIE 1931)
CIE <sub>y</sub> (White)	-	0.35	-		
CIE <sub>x</sub> (Red)	-	0.66	-		
CIE <sub>y</sub> (Red)	-	0.34	-		
CIE <sub>x</sub> (Green)	-	0.33	-		
CIE <sub>y</sub> (Green)	-	0.62	-		
CIE <sub>x</sub> (Blue)	-	0.15	-		
CIE <sub>y</sub> (Blue)	-	0.14	-		
Dark Room Contrast	10000:1	-	-		
Viewing Angle	TBD	-	-	degree	
Response Time	-	TBD	-	μ s	




Figure 8 : Optical measurement apparatus




Figure 9 : Definition of viewing angle



**10、RELIABILITY：**

Category	Description	Test Conditions
Storage Environment	High Temp. storage	+70°C/240H
	Low Temp. storage	-20°C/240H
	Temperature cycle	-40°C (60min)/85°C (60min) 72H Total
	High Temp., High humidity storage	60°C/95%/72H
Operation Environment	High Temp. operation	+60°C/72H
	Low Temp. operation	-20°C/72H
Mechanical	Vibration	10 to 55 Hz, 0.15mm 20 cycles for each X, Y, Z
ESD	Contact Recharge	TBD
	Air Recharge	TBD