# MLCC Y5V Series approval sheet







## **Multi-Layer Ceramic Capacitor**

C-G1-7-00

## **General Specification**

#### General introduction:

Ceramic capacitors (or condenser) are widely used in electronic circuitry for coupling, de-coupling and in filters.

These different functions require specific capacitor properties. Ceramic capacitors can be divided into two classes,

#### Class 1

In these capacitors dielectric materials are used which have a very high specific resistance, very good Q and linear temperature dependence.

They are used in such applications as oscillators and filters where low losses, capacitance drift compensation and high stability are required.

#### Class 2

These capacitors have higher losses and have non-linear characteristics. They are used for coupling and de-coupling.

#### Construction:

The capacitance of a ceramic capacitor depends on the area of the electrodes (A), the thickness of the ceramic dielectric (t) and the dielectric constant of the ceramic material ( $\varepsilon_r$ ); and on the number of dielectric layers (n) with multi-layer ceramic capacitors:

$$C = \varepsilon_r \times \varepsilon_0 \times A/t \times n$$

The standard capacitance unit is the "Farad". A capacitor has capacitance of one farad is when one coulomb charges two parallel conductive plate to one volt potential.

The rated voltage is dependent on the dielectric strength, which is mainly governed by the thickness of the dielectric layer and the ceramic structure. For this reason a reduction of the layer thickness is limited. Figure 1 shows the construction of a multi-layer capacitor.

The electrodes are normally mixed palladium with silver since the electrodes are applied before the ceramic is fired at a temperature where silver would oxidize.

#### Manufacturing of ceramic capacitors

The raw materials are finely milled and carefully mixed. Thereafter the powders are calcined at temperatures between  $1100^{\circ}$ C and  $1300^{\circ}$ C to achieve the required chemical composition.

Then, the resultant mass is reground and dopes and/or sintering means are added.

The finely ground material is mixed with a solvent and binding matter. Casting or rolling obtains thin sheets. For multi-layer capacitors electrode material is printed on the sheets and after stacking and pressing of the sheets co-fired with the ceramic compact at temperatures between  $1000^{\circ}$ C and  $1400^{\circ}$ C.

The totally enclosed electrodes of a multi-layer capacitor guarantee good life test behavior as well.



## **Multi-Layer Ceramic Capacitor**

C-G1-7-00

### Operating Voltage

The operating voltage for the capacitors must always be lower than its rated voltage. If an AC voltage is applied, the peak voltage should be lower than the rated voltage of the capacitor. And if both AC and a pulse voltage may be presented, then the sum of the peak should also be lower than the rated voltage of the capacitor chosen.

#### **■** E Standard Number

E 3	1.0				2.2				4.7			
E 6	1	.0	1	.5	2	.2	3.	.3	4	.7	6	.8
E12	1.0	1.2	1.5	1.8	2.2	2.7	3.3	3.9	4.7	5.6	6.8	8.2
E24	1.0 1.1	1.2 1.3	1.5 1.6	1.8 2.0	2.2 2.4	2.7 3.0	3.3 3.6	3.9 4.3	4.7 5.1	5.6 6.2	6.8 7.5	8.2 9.1

<sup>\*</sup> Non-standard capacitance is available on request.

### ■ Available Tolerance

т. с.	Capacitance *	Standard Tolerance	Available Tolerance on Request	
	Cap < 5pF	$C = \pm 0.25pF$ $D = \pm 0.5pF$	B = ± 0.1pF	
NP0 (C0G)	5pF ≦ Cap < 10pF	D = ± 0.5pF	$B = \pm 0.1pF$ $C = \pm 0.25pF$	
	Cap ≧ 10pF	J = ± 5%	F = ± 1%	
	E12	$K = \pm 10\%$	$G = \pm 2\%$	
X5R	F.C.	K = ± 10%	1 . 50/	
X7R	E6	$M = \pm 20\%$	$J = \pm 5\%$	
<b>Y5V</b> E3		Z = -20% to +80%	M = ± 20%	


<sup>\*</sup> Non-standard capacitance is available on request.



# Multi-Layer Ceramic Capacitor

C-G1-7-00

### ■ Physical Outline



	Material Type	Temperature C	Compensation	High Permittivity				
Code		Class I		Clas	ss II			
	Elements	NME*	BME*	NME*	BME*			
1	Dielectric	TiO <sub>2</sub>	CaZrO₃	BaTiO <sub>3</sub>	BaTiO₃			
2	Electrode	PdAg	Ni	PdAg	Ni			
3		Ag	Cu	Ag	Cu			
4	Termination**	Ni						
5				Sn				

<sup>\*</sup> NME (Nobel Metal Electrode), BME (Base Metal Electrode)


<sup>\*\*</sup> All Darfon's MLCC products are produced under lead-free plating process and in compliance with the lead-free requirement of Green Plan and ROHS.



# **Multi-Layer Ceramic Capacitor**

C-G1-7-00

### ■ Dimensions



### **TYPICAL TOLERANCE**

SIZE CODE	L	W	Т	g	Α	UNIT
(EIA)	(Length)	(Width)	(Max Thickness)	(Min)	(Termination Min/Max)	ONIT
0603	0.6+/-0.03	0.3+/-0.03	0.33	0.15	0.10/0.20	mm
(0201)	(0.024+/-0.001)	(0.012+/-0.001)	(0.013)	(0.006)	(0.004/0.008)	(inch)
1005	1.0 +/- 0.05	0.5 +/- 0.05	0.55	0.30	0.10 / 0.30	mm
(0402)	(0.040 +/- 0.002)	(0.020 +/- 0.002)	(0.022)	(0.012)	(0.004 / 0.012)	(inch)
1608	1.6 +/- 0.10	0.8 +/- 0.10	0.90	0.50	0.25 / 0.65	mm
(0603)	(0.063 +/- 0.004)	(0.031 +/- 0.004)	(0.035)	(0.020)	(0.010 / 0.026)	(inch)
2012	2.0 +/- 0.15	1.25 +/- 0.20	1.45	0.70	0.25 / 0.75	mm
(0805)	(0.079 +/- 0.006)	(0.049 +/- 0.008)	(0.057)	(0.028)	(0.010 / 0.030)	(inch)
3216	3.2 +/- 0.15	1.6 +/- 0.20	1.80	1.50	0.25 / 0.75	mm
(1206)	(0.126 +/- 0.006)	(0.063 +/- 0.008)	(0.069)	(0.060)	(0.010 / 0.030)	(inch)
3225	3.2 +/- 0.20	2.5 +/- 0.20	2.70	1.50	0.25 / 0.75	mm
(1210)	(0.126 +/- 0.008)	(0.098 +/- 0.008)	(0.106)	(0.060)	(0.010 / 0.030)	(inch)

### **SPECIAL TOLERANCE**

SIZE CODE	L	W	T	g	Α	UNIT
(EIA)	(Length)	(Width)	(Max Thickness)	(Min)	(Termination Min/Max)	UNIT
1005*	1.0 +/- 0.15	0.5 +/- 0.15	0.65	0.30	0.10 / 0.30	mm
(0402)	(0.040 +/- 0.006)	(0.020 +/- 0.006)	(0.026)	(0.012)	(0.004 / 0.012)	(inch)
1608*	1.6 + 0.15/-0.1	0.8 + 0.15/-0.1	0.95	0.50	0.25 / 0.65	mm
(0603)	(0.063 +0.006/- 0.004)	(0.031 +0.006/-0.004)	(0.037)	(0.020)	(0.010 / 0.026)	(inch)
2012*	2.0 +/- 0.20	1.25 -0.20/+0.30	1.55	0.70	0.25 / 0.75	mm
(0805)	(0.079 +/- 0.008)	(0.049 -0.008/+0.012)	(0.061)	(0.028)	(0.010 / 0.030)	(inch)
3216*	3.2 +/- 0.20	1.6 -0.20/+0.30	1.90	1.50	0.25 / 0.75	mm
(1206)	(0.126 +/- 0.008)	(0.063 -0.008/+0.012)	(0.075)	(0.060)	(0.010 / 0.030)	(inch)
3225*	3.2 +/- 0.30	2.5 +/- 0.30	2.80	1.50	0.25 / 0.75	mm
(1210)	(0.126 +/- 0.012)	(0.098 +/- 0.012)	(0.11)	(0.060)	(0.010 / 0.030)	(inch)



### **Multi-Layer Ceramic Capacitor**

C-G1-7-00

### **DARFON Part Number**

## C 1005 NP0 101 J G T S

#### PRODUCT CODE \_

C = Capacitor SMD

### SIZE in mm (EIA CODE, in inch) -

0402(01005) 0603(0201) 1005 (0402) 1608 (0603) 2012 (0805) 3216 (1206) 3225(1210) 4520 (1808) 4532 (1812)

#### T. C. -

NP0: 0 ± 30ppm/°C -55°C to +125°C X7R: ±15% -55°C to +125°C X5R: ±15% -55°C to +85°C Y5V: +22%/-82% -30°C to +85°C

#### **CAPACITANCE CODE**

Expressed in pico-farads and identified by a three-digit number.

First two digits represent significant figures.

Last digit specifies the number of zeros.

(Use 9 for 1.0 through 9.9pF; Use 8 for 0.2 through 0.99pF)

(Example: 2.2pF=229 or 0.47pF=478)

#### **TOLERANCE CODE**

A:  $\pm 0.05pF$ B: ± 0.1pF C: ± 0.25pF D: ± 0.5pF F: ±1% G: ±2% K: ±10% M: ±20% J: ±5% Z: +80/-20%

#### **VOLTAGE CODE** -

B: 4V C: 6.3V D: 10V E: 16V F: 25V N: 35V G: 50V H: 100V J: 200V K: 250V L: 500V M: 630V P: 1KV Q: 2KV R: 3KV S: 4KV

#### PACKAGING CODE \_

T: Paper tape reel Ø180mm (7") P: Embossed tape reel Ø180mm (7") N: Paper tape reel Ø250mm (10") D: Embossed tape reel Ø250mm (10") A: Paper tape reel Ø330mm (13") E: Embossed tape reel Ø330mm (13")

B: Bulk, loosed in bag

W: Special Packing

#### **Product Type**

S: Standard Ceramic Capacitor

Q: High Q/Low ESR

C: Bulk cassette



# **Multi-Layer Ceramic Capacitor**

C-G1-7-00

### Product Range

### • NP0 (Class I)

Тур	e				Size	
T.C.	RV	0603 (0201)	1005 (0402)	1608 (0603)	2012 (0805)	3216 (1206)
	16V			2.7nF~3.3nF		12nF~39nF
NPO	25V	0.20pF~100pF	0.20pF~22pF			
Class I	50V	0.20pF~18pF	0.20pF~470pF/1nF	0.20pF~2.2nF	0.50pF~10nF	1.50pF~10nF
	100V		0.20pF~220pF	0.20pF~1nF	0.50pF~3.3nF	1.50pF~4.7nF

### X7R (Class II)

Туре				Size			
T.C.	RV	0603 (0201) 1005 (0402)		1608 (0603)	2012 (0805)	3216 (1206)	3225 (1210)
	6.3V				4.7uF~10uF		
X7R	10V	3.3nF/4.7nF/10nF	100pF~100nF	100pF~1uF	1uF/2.2uF/4.7uF/10uF	2.2uF	
Class II	16V		100pF~100nF	100pF~1uF	330nF/470nF/1uF/ 2.2uF	470nF~10uF	10uF
	25V	100pF~2.2nF	100pF~22nF	100pF~1uF	1nF~1uF	220nF~4.7uF	4.7uF/10uF
	50V	100pF~2.2nF	100pF~10nF	100pF~100nF	150pF~470nF	1nF~1uF	
	100V			100pF~10nF	150pF~22nF	1nF~100nF	

### • X5R (Class II)

Ту	ре	Size						
T.C.	RV	0603 (0201)	1005 (0402)	1608 (0603)	2012 (0805)	3216 (1206)	3225 (1210)	
	6.3V	2.2nF~220nF	470nF~4.7uF	2.2uF/ 4.7uF/10uF	4.7uF~22uF	22uF/47uF	47uF/100uF	
X5R	10V	2.2nF~100nF	15nF~1uF	220nF~4.7uF	2.2uF~10uF	2.2uF~10uF	22uF	
Class	16V		15nF~1uF	220nF~2.2uF	1uF~10uF	2.2uF~10uF	4.7uF~22uF	
II	25V		100nF	220nF/1uF	1uF~4.7uF	2.2uF~10uF	4.7uF/ 10uF	

### Y5V (Class II)

Туре			Si	ze	
T.C.	RV	0603 (0201)	1005 (0402)	1608 (0603)	2012 (0805)
	6.3V	22nF~100nF	10nF~1uF	10nF~2.2uF	
	10V		10nF~1uF	10nF~2.2uF	
Y5V	16V		10nF~220nF	10nF~2.2uF	100nF~2.2uF
Class II	25V		10nF~100nF	10nF~330nF	100nF ~2.2uF
	50V		10nF~33nF	10nF~220nF	100nF~1uF

Note: (1) Other size, capacitance, and voltage are available upon customer's request.

- (2) Product range might be extended due to technology improvement or new product released : for up-to-date information, please contact our sales.
- (3) Part of Y5V product will be phased out.




C-G1-7-00

### ■ Packaging

#### • Tape and Reel Packaging

Tape and reel packaging is currently the most promising system for high-speed production. A typical 180mm (7 inch) diameter reel contains 1,500 to 15,000 capacitors, 250mm (10 inch) contains 10,000 capacitors, and 330mm(13 inch) contains 10,000 to 50,000 capacitors. Three standard sizes are available in taped and reeled package either with paper carrier tapes or embossed tapes.

### Reel Specifications




TAPE WIDTH	G	T max.	D	
(mm)	(mm)	(mm)	(mm)	
8	10.0 +/- 1.5	14.5	180	
8	10.0 +/- 1.5	14.5	250	
8	10.0 +/- 1.5	14.5	330	
12	14.0 +/- 1.5	18.5	180	



# Multi-Layer Ceramic Capacitor

C-G1-7-00

### • Paper Tape Specifications




				P	RODUCT	SIZE COD	E				
SYMBOL	0603 (0201)		1005 (0402)		1608 (0603)		2012 (0805)		3216 (1206)		UNIT
	SIZE	TOL.									
Α	0.38	+/- 0.04	0.60	+/- 0.04	1.0	+/- 0.2	1.5	+/- 0.2	1.9	+/- 0.2	mm
В	0.68	+/- 0.04	1.12	+/- 0.04	1.8	+/- 0.2	2.3	+/- 0.2	3.6	+/- 0.2	mm
F	3.50	+/- 0.05	3.50	+/- 0.05	3.5	+/- 0.05	3.5	+/- 0.05	3.5	+/- 0.05	mm
Р	2.00	+/- 0.10	2.00	+/- 0.10	4.0	+/- 0.1	4.0	+/- 0.1	4.0	+/- 0.1	mm
w	8.00	+/- 0.20	8.00	+/- 0.20	8.0	+/- 0.2	8.0	+/- 0.2	8.0	+/- 0.2	mm



# **Multi-Layer Ceramic Capacitor**

C-G1-7-00

### • Embossed Tape Specifications



 $\ensuremath{k_{\text{o}}}\!\!:$  so chosen that the orientation of the component cannot change.

For W= 8mm:  $T_2$ =2.5mm max. For W= 12mm:  $T_2$ = 4.5mm

		PRO	DDUCT SIZE CO	DDE		
DIMENSION		4 mm tape		8 mm	tape	TOLERANCE
(mm)	2012 (0805)	3216 (1206)	3225 (1210)	4520 (1808)	4532 (1812)	(mm)
P <sub>1</sub>	4	4	4	8	8	+/- 0.10
Po	4	4	4	4	4	+/- 0.10
P <sub>2</sub>	2	2	2	2	2	+/- 0.05
A₀ nominal clearance*	0.2	0.3	0.3	0.4	0.4	-
B₀ nominal clearance*	0.2	0.3	0.3	0.4	0.4	-
K₀ minimum clearance*	0.05	0.05	0.05	0.05	0.05	-
w	8.0	8.0	8.0	12.0	12.0	+/- 0.20
E	1.75	1.75	1.75	1.75	1.75	+/- 0.10
F	3.5	3.5	3.5	5.5	5.5	+/- 0.05
$D_0$	1.5	1.5	1.5	1.5	1.5	+0.1/-0.0
D <sub>1</sub>	1 min	1 min	1 min	1.5 min	1.5 min	+0.1/-0.0
Т	0.25	0.25	0.25	0.25	0.25	+/- 0.10
T <sub>1</sub>	0.05	0.05	0.05	0.05	0.05	+/- 0.01
T <sub>2</sub>	2.5 max.	2.5 max.	2.5 max.	4.5	4.5	-

<sup>\*</sup> Typical capacitors displace in pocket.



# Multi-Layer Ceramic Capacitor

C-G1-7-00

### • Thickness and Taping Amount

	Thiston		Amount per reel						
	Thickness			mm (7")	250	mm (10")		mm (13")	
Code	Spec	Size(EIA)	Paper	Embossed	Paper	Embossed	Paper	Embossed	
Α	0.30+/-0.03	0603 (0201)	15K						
В	0.50+/-0.05	1005 (0402)	10K				50K		
<u>B</u>	0.50+/-0.15	1005 (0402)	10K				50K		
Q	0.45+/-0.05	1005 (0402)	10K				50K		
С	0.60+/-0.15	2012 (0805)	4K		10K		15K		
0	0.001/ 0.10	3216(1206)	4K		10K		15K		
Q	0.45+/-0.05	1608(0603)	4K		10K		15K		
D	0.80+/-0.10	1608(0603)	4K		10K		15K		
<u>D</u>	0.80+0.15/ -0.10	1608 (0603)	4K		10K		15K		
		2012 (0805)	4K		10K		15K		
Е	0.85+/-0.15	3216 (1206)	4K		10K		15K		
_	0.65+/-0.15	3225 (1210)		3K				10K	
		4532 (1812)		1K					
1	0.95+/-0.15	2012(0805)		3K					
	0.95+/-0.15	3216(1206)		3K					
	4.45./0.00	3216 (1206)		3K				10K	
F	1.15+/-0.20	4520 (1808)		3K					
		2012 (0805)		2K/3K				10K	
		3216 (1206)		3K				10K	
G	1.25 +/-0.20	3225 (1210)		3K					
		4520(1808)		3K					
		4532(1812)		1K					
		2012(0805)		2K/3K				10K	
<u>G</u>	1.25+0.3/-0.2	3216(1206)		3K				10K	
_		3225(1210)		3K					
		3216(1206)		2K					
	4 00 4 0 00	3225(1210)		2K					
L	1.60+/-0.20	4520(1808)		2K					
		4532(1812)		1K					
		3216(1206)		2K					
		3225(1210)		2K					
<u>L</u>	1.60+0.30/-0.20	4520(1808)		2K					
		45321812)		1K					
		3216 (1206)		2K/3K					
	0.00 / 0.05	3225 (1210)		2K					
N	2.00+/-0.20	4520 (1808)		1K					
		4532(1812)		1K					
N	2.00+/-0.30	3225 (1210)		2K					
<u></u> Р	2.50+/-0.20	3225(1210)		500pcs/1K					
P	2.50+/-0.30	3225(1210)		500pcs/1K					




# **Multi-Layer Ceramic Capacitor**

C-G1-7-00

### • Peeling Off Force

Peeling off force: 0.1N to 1.0N in the direction shown below.

The peeling speed: 300+/-10 mm/min



- 1. The taped tape on reel is wound clockwise. The sprocket holes are to the right as the tape is pulled toward the user.
- 2. There are minimum 150 mm as the leader and minimum 40 mm empty tape as the tail be attached to the end of the tape.



# **Multi-Layer Ceramic Capacitor**

C-S3-7-00

### **Y5V Dielectrics**

#### ■ Features

- A monolithic structure ensures high reliability and mechanical strength.
- High capacitance density.
- A wide range of capacitance values in standard case size.
- Suitable for high speed SMT placement on PCBs.
- Ni barrier termination highly resistance to migration.
- Lead-free termination is in compliance with the requirement of green plan and ROHS.

### Applications

- General electronic equipment.
- Communication equipment.
- Custom Application

### ■ Y5V Dielectric Characteristics

Capacitance Range	10nF to 2.2uF				
Size (mm)	0603 1005 1608 2012				
(EIA inch)	(0201) (0402) (0603) (0805)				
Test Voltage	1.0 ± 0.2Vrms (0.5±0.1Vrms for cap>10uF)				
Test Frequency	1.0 ± 0.2KHz (120Hz±10% for cap>10uF)				
Capacitance Tolerance	-20% to +80% (± 20% available on request)				
Operating Temperature Range	-30℃ to +85℃				
Maximum Capacitance Change	-82% to + 22%				
Rated Voltage	6.3, 10, 16, 25 & 50 VDC				
Dissipation Factor (DF)	Pls refer to DF table on page No. 6				
Insulation Resistance (+25℃, RVDC)	10,000 M $\Omega$ min. or 500 $\Omega$ -F min., whichever is smaller				
Insulation Resistance (+85°C, RVDC)	1,000 M $\Omega$ min. or 50 $\Omega$ -F min., whichever is smaller				



# **Multi-Layer Ceramic Capacitor**

C-S3-7-00

### ■ Product Range and Thickness

CLASS	Г		Class II												
TYPE								Standard							
T.C.								Y5V							
SIZE	0603 1005				1608				2012						
(EIA)	020	01			040	2			060	3			0805		
RV	6.3V	10v	6.3V	10V	16V	25V	50V	6.3V	10V	16V	25V	50V	16V	25V	50V
10 n			В	В	В	В	В	D	D	D	D	D			
12 n			В	В	В	В	В	D	D	D	D	D			
15 n			В	В	В	В	В	D	D	D	D	D			
18 n			В	В	В	В	В	D	D	D	D	D			
22 n	Α	Α	В	В	В	В	В	D	D	D	D	D			
27 n			В	В	В	В	В	D	D	D	D	D			
33 n	Α	Α	В	В	В	В	В	D	D	D	D	D			
39 n			В	В	В	В		D	D	D	D	D			
47 n	Α	Α	В	В	В	В		D	D	D	D	D			
56 n			В	В	В			D	D	D	D	D			
68 n			В	В	В			D	D	D	D	D			
82 n			В	В	В			D	D	D	D	D			
100 n	Α	Α	В	В	В	В		D	D	D	D	D	С	С	С
120 n															
150 n															
180 n															
220 n			В	В	В			D	D	D	D	D	Е	Е	E
270 n															
330 n			В	В				D	D	D	D				
390 n															
470 n			В	В				D	D	D			Е	Е	Е
560 n	ш														
680 n	igwdown														
820 n															
1.0 u	igspace		В	В				<u>D</u> *	<u>D</u> *	<u>D</u> *			E	G	G
1.2 u	igwdown														
1.5 u	$\vdash$														
1.8 u	igspace									_			_		
2.2 u	$\vdash$							D	D	D			E	G	
2.7 u	igspace														
3.3 u	$\vdash$														
3.9 u	$\vdash$														
4.7 u	$\vdash$														
5.6 u	$\vdash$														
6.8 u	$\vdash$														
8.2 u	$\vdash$														
10 u										1	1				

- Non-standard capacitance or thickness is available on request
- The thickness might be changed due to technology improvement.
- \* Special length/width tolerance
- Part of Y5V product will be phased out.

#### Thickness Tolerance

Thick	(ness (mm)	Thick	(ness (mm)	mm) Thickness (mm) Thickness (mr		kness (mm)	Thick	(ness (mm)	Thickness (mm)		
Code	Class	Code	Class	Code	Class	Code	Class	Code	Code	Code	Code
Α	0.30+/-0.03	С	0.60+/-0.15	Е	0.85+/-0.15	<u>G</u>	1.25 -0.20/+0.30	L	1.60+0.3/-0.20	Р	2.50+/-0.20
В	0.50+/-0.05	D	0.80+/-0.10	F	1.15+/-0.20	I	0.95+/-0.15	Ν	2.00+/-0.20	Q	0.45+/-0.05
<u>B</u>	0.50+/-0.15	D	0.8+0.15/-0.1	G	1.25+/-0.20	L	1.60+/-0.20	N	2.00+/-0.30		

### Special Length/Width Tolerance

Size Code(EIA)	1005(0402)	1608(0603)	2012(0805)	3216(1206)	3225(1210)
Length(mm)	1.0 ± 0.15	1.6 ± 0.15	$2.0 \pm 0.20$	3.2 ± 0.20	$3.2 \pm 0.30$
Width(mm)	0.5 ± 0.15	0.8 ± 0.15	1.25 ± 0.30	1.6 ± 0.30	2.5 ± 0.30



# Multi-Layer Ceramic Capacitor

C-S3-7-00

### **■** Taping Amount

	Thickness		Amount per reel						
				mm (7")		mm (10")		mm (13")	
Code	Spec	Size(EIA)	Paper	Embossed	Paper	Embossed	Paper	Embossed	
Α	0.30+/-0.03	0603 (0201)	15K						
В	0.50+/-0.05	1005 (0402)	10K				50K		
<u>B</u>	0.50+/-0.15	1005 (0402)	10K				50K		
Q	0.45+/-0.05	1005 (0402)	10K				50K		
С	0.60+/-0.15	2012 (0805)	4K		10K		15K		
		3216(1206)	4K		10K		15K		
Q	0.45+/-0.05	1608(0603)	4K		10K		15K		
D	0.80+/-0.10	1608(0603)	4K		10K		15K		
<u>D</u>	0.80+0.15/ -0.10	1608 (0603)	4K		10K		15K		
		2012 (0805)	4K		10K		15K		
Е	0.85+/-0.15	3216 (1206)	4K		10K		15K		
_	0.65+7-0.15	3225 (1210)		3K				10K	
		4532 (1812)		1K					
- 1	0.95+/-0.15	2012(0805)		3K					
'	0.957/-0.15	3216(1206)		3K					
F	1.15+/-0.20	3216 (1206)		3K				10K	
Г	1.13+/-0.20	4520 (1808)		3K					
		2012 (0805)		2K/3K				10K	
		3216 (1206)		3K				10K	
G	1.25 +/-0.20	3225 (1210)		3K					
		4520(1808)		3K					
		4532(1812)		1K					
		2012(0805)		2K/3K				10K	
<u>G</u>	1.25+0.3/-0.2	3216(1206)		3K				10K	
		3225(1210)		3K					
		3216(1206)		2K					
L	1.60+/-0.20	3225(1210)		2K					
L	1.60+/-0.20	4520(1808)		2K					
		4532(1812)		1K					
		3216(1206)		2K					
	1 60 10 20/ 0 20	3225(1210)		2K					
L	1.60+0.30/-0.20	4520(1808)		2K					
		45321812)		1K					
		3216 (1206)		2K/3K					
NI	2.00+/-0.20	3225 (1210)		2K					
N		4520 (1808)		1K					
		4532(1812)		1K					
N	2.00+/-0.30	3225 (1210)		2K					
P	2.50+/-0.20	3225(1210)		500pcs/1K					
<u>P</u>	2.50+/-0.30	3225(1210)		500pcs/1K					



# **Multi-Layer Ceramic Capacitor**

C-S3-7-00

### ■ Y5V Specifications

		Specification			
	Item	High dielectric constant type	Test Method		
1	Operating Temperature Range	Y5V: -30 to 85 degree C			
2	Rated Voltage	6.3VDC, 10VDC, 16VDC, 25VDC, 35VDC, 50VDC,	The rated voltage is defined as the maximum voltage, which may be applied continuously to the capacitor.		
3	Appearance	No defects or abnormalities.	Visual inspection		
4	Dimensions	Within the specified dimension.	Using calipers		
5	Dielectric Strength	No defects or abnormalities.	No failure shall be observed when 250%* of the rated voltage is applied between the terminations for 1 to 5 seconds. The charge and discharge current is less than 50mA.		
6	Insulation Resistance (I.R.)		not exceeding the rated voltage at 25°C and 75%RH max, and		
7	Capacitance	Within the specified tolerance	The capacitance / D.F. shall be measured at $25^\circ\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$		
8	Q/Dissipation Factor ( D.F.)	See Y5V DF table 1.	Item         ClassII (≤ 10 uF)         ClassII (>10 uF)           Frequency         1.0±0.2kHz         120Hz±24Hz           Voltage         1.0±0.2Vrms         0.5±0.1Vrms		
9	Capacitance Temperature Characteristics	Y5V: -82 to + 22%	The ranges of capacitance change compared with the $25\%$ value over the temperature ranges shall be within the specified ranges.		
10	Termination Strength	No removal of the terminations or marking defect.	Apply a parallel force of 5N to a PCB mounted sample for 10±1sec. *2N for 0603 (EIA 0201).		
11	Deflection (Bending Strength)	No cracking or marking defects shall occur at 1mm de Capacitance change: Y5V: within ±20%	flection. Solder the capacitor to the test jig (glass epoxy boards) shown in Fig.a using a SAC305(Sn96.5Ag3.0Cu0.5) solder (then let sit for 48±4 hours for X7R X5R and Y5V).  Then apply a force in the direction shown in Fig.b. The soldering shall be done with the reflow method and shall be conducted with care so that the soldering is uniform and free of defects such as heat shock.		
		b	a b C 0.3 0.9 0.3 0.4 1.5 0.5 1.0 3.0 1.2 1.2 4.0 1.65 Fig. b.		
12	Solderability of Termination	90% of the terminations are to be soldered evenly and continuously.    Soldered evenly and continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously.   Immerse the test capacitor into a methanol solution continuously   Immerse the test capacitor   Immerse			



# Multi-Layer Ceramic Capacitor

C-S3-7-00

### Continued from previous page.

	l to	m	Specification	Test Method	
	Ite	m	High dielectric constant type	Test Method	
13	Resistance to	Appearance	No marking defects	*Preheat the capacitor at 120 to 150°C for 1 minute.	
	Soldering Heat	Cap. Change	Y5V within ±20%	Immerse the capacitor in a SAC305(Sn96.5Ag3.0Cu0.5)	
		Q/D.F.	To satisfy the specified initial spec.	solder solution at 270±5°C for 10±1 seconds. Let sit at room temperature for 24±2 hours (temperature compensating type)	
				or 48±4 hours (high dielectric constant type), then measure.	
		I.R.	I.R. $\geq$ 10,000M $\Omega$ or R <sub>i</sub> C <sub>R</sub> $\geq$ 500 $\Omega$ -F.	·	
			(whichever is smaller)	Initial measurement : perform a heat treatment at 150+0/-10°C for one hour and then let sit for 48±4 hours at room	
				temperature. Perform the initial measurement.	
14	Temperature cycle	Appearance	No marking defects	Solder the capacitor to supporting jig (glass epoxy board) and	
•	(Thermal shock)	Cap. Change	Y5V within ±20%	perform the five cycles according to the four heat treatments	
		Q/D.F.		listed in the following table. Let sit for 24±2hrs at room	
		LR.	To satisfy the specified initial spec.	temperature, then measure.  Step 1: Minimum operating temperature 30±3min	
		i.K.	I.R. $\ge 10,000$ M $\Omega$ or $R_1C_R \ge 500\Omega$ -F.	Step 2: Room temperature 2~3 min	
			(whichever is smaller)	Step 3: Maximum operating temperature 30±3min	
				Step 4: Room temperature 2~3min	
				*High dielectric constant type: Initial measurement: perform a heat treatment at 150+/-10°C for an hour and then let sit fo	
				48±4 hours at room temp. Perform the initial measurement.	
15	Humidity load	Appearance	No marking defects	Apply the rated voltage at 40±2°C and 90 to 95% humidity for	
		Cap. Change	Y5V within ±30%	500±12 hours. Remove and let sit for 24±2 hours (temperature	
		Q/D.F.	Y5V 150% max of initial spec.	compensating type) or 48±4 hours (high dielectric constant	
		I.R.	I.R. $\geq$ 500M $\Omega$ or R <sub>i</sub> C <sub>R</sub> $\geq$ 25 $\Omega$ -F.	type) at room temperature, then measure.  The charge / discharge current is less than 50mA.	
			(whichever is smaller)	The charge / discharge current is less than some.	
			* some of the parts are RiCr≧12.5Ω-F,please refer to table 2	*! link dialoguis apparent to you british magazinamant, parform	
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	*High dielectric constant type: Initial measurement: perform a heat treatment at 150+/-10℃ for one hour and then let sit for	
				48±4hours at room temperature. Perform the initial	
				measurement.	
16	High temperature	Appearance	No marking defects	Apply 200%(150% for≥500V; 120% for≥1000V) of the rated	
	load life test	Cap. Change	Y5V within ±30%	voltage for 1000±12 hours at the maximum operating temperature ± 3°C. Let sit for 24± 2 hours (temperature compensating type) or 48±4 hours (high dielectric constant type) at room temperature, then measure.	
		Q/D.F.	Y5V 150% max of initial value		
		I.R.	More than 1G $\Omega$ or R <sub>i</sub> C <sub>r</sub> $\ge$ 50 $\Omega$ -F (whichever is less.)		
			* some of the parts are RiCr≧25Ω-F,please refer to table 2	The charge/discharge current is less than 50mA.	
				*High dielectric constant type: Initial measurement: perform a heat treatment at 150+/-10°C for one hour and then let sit for 48±4hours at room temperature. Perform the initial measurement.	
				P.S.: Please refer to table 2 for items applying 150% voltage.	
				* some of the parts are applicable in rated voltage *1.5. please	
				refer to table 2	

#### Table 2

	· <del>·</del> —
TC	Product Range
	1005 (EIA 0402): C > 0.47 uF
Y5V	1608 (EIA 0603): C > 1.0 uF
	2012 (EIA 0805): C > 4.7 uF



# Multi-Layer Ceramic Capacitor

C-S3-7-00

## ■ Y5V DF (tan δ) Table 1


T.C	Rated Voltage	Size	C	Capacitance		D.F Max
	4)/	0603		ALL		16.0%
	4V	1005		ALL		20.0%
		0603		ALL		16.0%
		1005		сар	≦220nF	12.5%
	6.3V	1005	220nF <	сар		16.0%
		1608		ALL		12.5%
		2012		ALL		16.0%
		1005/1608		ALL		12.5%
	40)/	1005	220nF <	сар		16.0%
	10V	2012		сар	<10uF	12.5%
				10uF		20.0%
	16V	1005		cap	≦220nF	9.0%
Y5V			220nF <	сар		12.5%
		1608		сар	≦100nF	7.0%
			100nF <	сар	≦220nF	9.0%
			220nF <	сар		12.5%
		2012		сар	<2.2uF	9.0%
		2012	2.2uF≦	сар		12.5%
		1005		сар	≦100nF	9.0%
				сар	<100nF	5.0%
		1608		100nF		7.0%
	25V/50V		100nF <	cap		9.0%
				cap	<330nF	5.0%
		2012		330nF		7.0%
			330nF <	сар		9.0%



C-C1-1-00

# **Typical Characteristic Curves**


- Temperature Coefficient
  - Class 1 (Temperature Compensation series)






C-C1-1-00

• Class 2 (High Dielectric Constant Series)



■ Capacitance Change vs. DC bias Voltage



### C 1


# **DARFON** Electronics Corp.



# **Multi-Layer Ceramic Capacitor**

C-C1-1-00

Impedance vs. Frequency






# **Multi-Layer Ceramic Capacitor**

C-C1-1-00

### Aging Rate





# **Multi-Layer Ceramic Capacitor**

C-A1-4-00

## **Application Note**

#### ■ Circuit Design

- Once application and assembly environments have been checked, the capacitor may be used in conformance
  with the rating and performance, which are provided in both the catalog and the specifications. Exceeding the
  specifications listed may result in inferior performance. It may also cause a short, open, smoking, or flaming to
  occur, etc.
- 2. Please use the capacitors in conformance with the operating temperature provided in both the catalog and the specifications. Be especially cautious not to exceed the maximum temperature. In the situation the maximum temperature set forth in both the catalog and specifications is exceeded, the capacitor's insulation resistance may deteriorate, power may suddenly surge and short-circuit may occur. The loss of capacitance will occur, and may self-heat due to equivalent series resistance when alternating electric current is passed through. As this effect becomes critical in high frequency circuits, please exercise with caution. When using the capacitor in a (self-heating) circuit, please make sure the surface of the capacitor remains under the maximum temperature for usage. Also, please make certain temperature rise remain below 20°C.
- 3. Please keep voltage under the rated voltage, which is applied to the capacitor. Also, please make certain the peak voltage remains below the rated voltage when AC voltage is super-imposed to the DC voltage. In the situation where AC or pulse voltage is employed, ensure average peak voltage does not exceed the rated voltage. Exceeding the rated voltage provided in both catalog and specifications may lead to defective withstanding voltage or, in worse case situations, may cause the capacitor to burn out.
- 4. It's is a common phenomenon of high-dielectric products to have a deteriorated amount of static electricity due to the application of DC voltage.

#### Storage

- 1. The chip capacitors shall be packaged in carrier tapes or bulk cases.
- 2. Keep storage place temperatures from +5°C to +35°C, humidity from 45 to 70% RH.
- 3. The storage atmosphere must be free of gas containing sulfur and chlorine. Also, avoid exposing the product to saline moisture. If the product is exposed to such atmospheres, the terminations will oxidize and solderability will be affected.
- 4. The solderability is assured for 12 months from our final inspection date if the above storage condition is followed.



## **Multi-Layer Ceramic Capacitor**

C-A1-4-00

#### ■ Handling

Chip capacitors should be handled with care to avoid contamination or damage. The use of vacuum pick-up or plastic tweezers is recommended for manual placement. Tape and reeled packages are suitable for automatic pick and placement machine.

#### ■ Flux


- 1. An excessive amount of flux or too rapid temperature rise can causes solvent burst, solder can generate a large quantity of gas. The gas can spreads small solder particles to cause solder balling effect or bridging problem.
- 2. Flux containing too high of a percentage of halide may cause corrosion of termination unless sufficient cleaning is applied.
- 3. Use rosin-type flux. Highly acidic flux (halide content less than 0.2wt%) is not recommended.
- 4. The water soluble flux causes deteriorated insulation resistance between outer terminations unless sufficiently cleaned.

#### ■ Component Spacing

For wave soldering components, the spacing must be sufficient far apart to prevent bridging or shadowing. This is not so important for reflow process but sufficient space for rework should be considered. The suggested spacing for reflow soldering and wave soldering is 0.5mm and 1.0mm, respectively.

#### ■ Solder Fillet

Too much solder amount may increase solder stress and cause crack risk. Insufficient solder amount may reduce adhesive strength and cause parts falling off PCB. When soldering, confirm that the solder is placed over 0.2mm of the surface of the terminations.






C-A1-4-00

#### ■ Recommended Land Pattern Dimensions

When mounting the capacitor to substrate, it's important to consider carefully that the amount of solder (size of fillet) used has a direct effect upon the capacitor once it's mounted.

- 1. The greater the amount of solder, the greater the stress to the elements. As this may cause the substrate to break or crack.
- 2. In the situation where two or more devices are mounted onto a common land separate the device into exclusive pads by using soldering resist.
- 3. Land width equal to or less than component. It is permissible to reduce land width to 80% of component width.



Size mm (EIA)	L x W (mm)	a (mm)	b (mm)	c (mm)
0603 (0201)	0.6*0.3	0.15 to 0.35	0.2 to 0.3	0.25 to 0.3
1005 (0402)	1.0*0.5	0.3 to 0.5	0.35 to 0.45	0.4 to 0.5
1608 (0603)	1.6*0.8	0.7 to 1.0	0.6 to 0.8	0.7 to 0.8
2012 (0805)	2.0*1.25	1.0 to 1.3	0.7 to 0.9	1.0 to 1.2
3216 (1206)	3.2*1.6	2.1 to 2.5	1.0 to 1.2	1.3 to 1.6
3225 (1210)	3.2*2.5	2.1 to 2.5	1.0 to 1.2	2.0 to 2.5
4520 (1808)	4.5*2.0	3.2 to 3.8	1.2 to 1.4	1.7 to 2.0
4532 (1812)	4.5*3.2	3.2 to 3.8	1.2 to 1.4	2.7 to 3.2




C-A1-4-00

#### ■ Resin Mold

If a large amount of resin is used for molding the chip, cracks may occur due to contraction stress during curing. To avoid such cracks, use a low shrinkage resin. The insulation resistance of the chip will degrade due to moisture absorption. Use a low moisture absorption resin. Check carefully that the resin does not generate a decomposition gas or reaction gas during the curing process or during normal storage. Such gases may crack the chip capacitor or damage the device itself.

### ■ Soldering Profile for SMT Process with SnPb Solder Paste

### Reflow Soldering




The difference between solder and chip surface should be controlled as following table. The rate of preheat should not exceed  $4^{\circ}$ C/sec and a target of  $2^{\circ}$ C/sec is preferred.

Chip Size	3216 and smaller	3225 and above
Preheating	ΔT≤150°C	ΔT≤130°C


C-A1-4-00

### Wave Soldering



Chip Size	3216 and smaller	3225 and above
Preheating	ΔT≤150°C	-

### • Soldering Iron




Chip Size	3216 and smaller	3225 and above
Preheating	ΔT≤190°C	ΔT≤130°C



C-A1-4-00

### ■ Soldering


• Reflow Soldering for Lead free Termination



The difference between solder and chip surface should be controlled as following table. The rate of preheat should not exceed  $4^{\circ}$ /sec and a target of  $2^{\circ}$ /sec is preferred.

Chip Size	3216 and smaller	3225 and above
Preheating	ΔT≤150°C	ΔT≤130°C

### Flow Soldering for Lead free Termination




Chip Size	3216 and smaller	3225 and above
Preheating	ΔT≤150°C	-



C-A1-4-00

## Soldering Iron




Chip Size	3216 and smaller	3225 and above
Preheating	ΔΤ≤190°C	ΔT≤130°C




C-A1-4-00

### ■ Chip Layout and Breaking PCB

1. To layout the SMD capacitors for reducing bend stress from board deflection of PCB. The following are examples of good and bad layout.



2. When breaking PCB, the layout should be noted that the mechanical stresses are depending on the position of capacitors. The following example shows recommendation for better design.



C-A1-4-00

#### ■ Aging

The capacitance and dissipation factor of class 2 capacitors decreases with time. It is known as 'aging' that follows a logarithmic low and expressed in terms of an aging constant. Aging is caused by a gradual re-alignment of the crystalline structure of the ceramic. The aging constant is defined as the percentage loss of capacitance at a 'time decade'. The law of capacitance aging is expressed as following equation:

 $C_{t2} = C_{t1} \times (1 - k \times \log_{10}(t_2/t_1))$ 


C<sub>t1</sub>: Capacitance after t1 hours of start aging.

Ct2: Capacitance after t2 hours of start aging.

k: aging constant (capacitance decrease per decade)

t1, t2: time in hours from start of aging.

A typical curve of aging rate is shown in following figure.



When heating the capacitors above Curie temperature (130°C~150°C) the capacitance can be re-new. So capacitance of class 2 capacitors will be complete de-aged by soldering process; subsequently a new aging process begins.

Because of aging, it is specified an age for measurement to meet the prescribed tolerance for class 2 capacitors. Normally, 1000 hours ( $t_2$ =1000 hrs) is defined.