

# 3.75 kV, 7-Channel, SPIsolator Digital Isolators for SPI

### **Data Sheet**

# ADuM3151/ADuM3152/ADuM3153

#### **FEATURES**

Supports up to 17 MHz SPI clock speed 4 high speed, low propagation delay, SPI signal isolation channels

Three 250 kbps data channels 20-lead SSOP package with 5.1 mm creepage High temperature operation: 125°C High common-mode transient immunity: >25 kV/µs

Safety and regulatory approvals

UL recognition per UL 1577
3750 V rms for 1 minute
CSA Component Acceptance Notice 5A
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
V<sub>IORM</sub> = 565 V peak

#### **APPLICATIONS**

Industrial programmable logic controllers (PLCs)
Sensor isolation

#### **GENERAL DESCRIPTION**

The ADuM3151/ADuM3152/ADuM3153¹ are 7-channel, SPIsolator™ digital isolators optimized for isolated serial peripheral interfaces (SPIs). Based on the Analog Devices, Inc., *i*Coupler® chip scale transformer technology, the low propagation delay in the CLK, MO/SI, MI/SO, and SS SPI bus signals supports SPI clock rates of up to 17 MHz. These channels operate with 14 ns propagation delay and 1 ns jitter to optimize timing for SPI.

The ADuM3151/ADuM3152/ADuM3153 isolators also provide three additional independent low data rate isolation channels in three different channel direction combinations. Data in the slow channels is sampled and serialized for a 250 kbps data rate with up to  $2.5~\mu s$  of jitter in the low speed channels.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM3151 Functional Block Diagram




Figure 2. ADuM3152 Functional Block Diagram




Figure 3. ADuM3153 Functional Block Diagram

<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,262,600; and 7,075,329. Other patents are pending.

TABLE OF CONTENTS	
Features	Recommended Operating Conditions 12
Applications1	Absolute Maximum Ratings
General Description	ESD Caution13
Functional Block Diagrams	Pin Configurations and Function Descriptions14
Revision History	Typical Performance Characteristics
Specifications	Applications Information18
Electrical Characteristics—5 V Operation	Introduction18
Electrical Characteristics—3.3 V Operation5	Printed Circuit Board (PCB) Layout
Electrical Characteristics—Mixed 5 V/3.3 V Operation 7	Propagation Delay Related Parameters
Electrical Characteristics—Mixed 3.3 V/5 V Operation 9	DC Correctness and Magnetic Field Immunity
Package Characteristics10	Power Consumption20
Regulatory Information11	Insulation Lifetime
Insulation and Safety Related Specifications11	Outline Dimensions
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 Insulation Characteristics	Ordering Guide22
REVISION HISTORY	
6/2017—Rev. A to Rev. B	Changes to Table 8
Change to Logic High Output Voltages Parameter, Table 6 6	Changes to Table 9
Changes to Logic High Output Voltages Parameter, Table 9	Changes to Table 11
Changes to Logic High Output Voltages Parameter, Table 12 10	Changes to Table 12
Change to Table 2014	Changes to Regulatory Information Section and Table 14 11
Change to Table 2115	Changes to Table 16 and Figure 4
Change to Table 22	Changes to Figure 8, Figure 9, Figure 11, and Figure 12
2/2015 B 04 B 4	Changes to High Speed Channels Section
3/2015—Rev. 0 to Rev. A	Changes to Power Consumption Section
Changes to Features Section	(/2014 D ' ' 0 I ' ' 177 '
Changes to Table 2	6/2014—Revision 0: Initial Version
Changes to Table 3	
Changes to Table 5	
Changes to Table 66	

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}C$  and  $V_{DD1} = V_{DD2} = 5$  V. Minimum and maximum specifications apply over the entire recommended operation range:  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ , and  $-40^{\circ}C \le T_A \le +125^{\circ}C$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 1. Switching Specifications** 

3 1			A Grad	e		B Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
MCLK, MO, SO									
SPI Clock Rate	SPI <sub>MCLK</sub>			1			17	MHz	
Data Rate Fast (MO, SO)	DR <sub>FAST</sub>			2			34	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			25		12	14	ns	50% input to 50% output
Pulse Width	PW	100			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			2	ns	tplh - tphl
Codirectional Channel Matching <sup>1</sup>	<b>t</b> <sub>PSKCD</sub>			3			2	ns	
Jitter, High Speed	J <sub>HS</sub>		1			1		ns	
MSS									
Data Rate Fast	DR <sub>FAST</sub>			2			34	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		21	25		21	25	ns	50% input to 50% output
Pulse Width	PW	100			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	tplh — tphl
Setup Time <sup>2</sup>	MSS <sub>SETUP</sub>	1.5			10			ns	
Jitter, High Speed	J <sub>HS</sub>		1			1		ns	
$V_{IA}$ , $V_{IB}$ , $V_{IC}$									
Data Rate Slow	DR <sub>SLOW</sub>			250			250	kbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	0.1		2.6	0.1		2.6	μs	50% input to 50% output
Pulse Width	PW	4			4			μs	Within PWD limit
Jitter, Low Speed	$J_{LS}$			2.5			2.5	μs	
V <sub>lx</sub> <sup>3</sup> Minimum Input Skew <sup>4</sup>	t <sub>VIx SKEW</sub> <sup>3</sup>	10			10			ns	

<sup>&</sup>lt;sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

**Table 2. Supply Current** 

		1 /	ЛНz, A G	irade	17	17 MHz, B Grade			
<b>Device Number</b>	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
ADuM3151	I <sub>DD1</sub>		4.0	8.5		14.0	22	mA	$C_L = 0$ pF, low speed channels
	I <sub>DD2</sub>		6.0	10.5		13.5	23	mA	$C_L = 0$ pF, low speed channels
ADuM3152	I <sub>DD1</sub>		4.8	8		14.0	21.5	mA	$C_L = 0$ pF, low speed channels
	I <sub>DD2</sub>		6.5	10.5		14.0	22.5	mA	$C_L = 0$ pF, low speed channels
ADuM3153	I <sub>DD1</sub>		4.0	6.5		14.0	21.5	mA	$C_L = 0$ pF, low speed channels
	I <sub>DD2</sub>		6.0	12		13.3	21	mA	$C_L = 0$ pF, low speed channels

<sup>&</sup>lt;sup>2</sup> The MSS signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that MSS reaches the output ahead of another fast signal, set up MSS prior to the competing signal by different times depending on speed grade.

 $<sup>^3</sup>$   $V_{Ix} = V_{IA}$ ,  $V_{IB}$ , or  $V_{IC}$ 

<sup>&</sup>lt;sup>4</sup> An internal asynchronous clock not available to users samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least 1 tylk SKEW time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output.

Table 3. For All Models<sup>1, 2, 3</sup>

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
MCLK, $\overline{\text{MSS}}$ , MO, SO, $V_{\text{IA}}$ , $V_{\text{IB}}$ , $V_{\text{IC}}$						
Logic High Input Threshold	V <sub>IH</sub>	$0.7 \times V_{DDx}$			V	
Logic Low Input Threshold	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V <sub>IHYST</sub>		500		mV	
Input Current per Channel	I <sub>I</sub>	-1	+0.01	+1	μΑ	$0 \text{ V} \leq V_{\text{INPUT}} \leq V_{\text{DDx}}$
SCLK, $\overline{SSS}$ , MI, SI, $V_{OA}$ , $V_{OB}$ , $V_{OC}$						
Logic High Output Voltages	V <sub>OH</sub>	$V_{\text{DDx}} - 0.1$	5.0		V	$I_{OUTPUT} = -20 \mu A$ , $V_{INPUT} = V_{IH}$
		$V_{\text{DDx}} - 0.4$	4.8		V	$I_{OUTPUT} = -4 \text{ mA}, V_{INPUT} = V_{IH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{OUTPUT} = 20 \mu A, V_{INPUT} = V_{IL}$
			0.2	0.4	V	$I_{OUTPUT} = 4 \text{ mA}, V_{INPUT} = V_{IL}$
V <sub>DD1</sub> , V <sub>DD2</sub> Undervoltage Lockout	UVLO		2.6		V	
Supply Current for High Speed Channel						
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.080		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.046		mA/Mbps	
Supply Current for All Low Speed Channels						
Quiescent Side 1 Current	I <sub>DD1(Q)</sub>		4.3		mA	
Quiescent Side 2 Current	I <sub>DD2(Q)</sub>		6.1		mA	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	CM	25	35		kV/μs	$V_{INPUT} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = $800 \text{ V}$

 $<sup>^{1}</sup>V_{DDx} = V_{DD1} \text{ or } V_{DD2}.$   $^{2}V_{INPUT} \text{ is the input voltage of any of the MCLK, } \overline{MSS}, MO, SO, V_{IA}, V_{IB}, \text{ or } V_{IC} \text{ pins.}$   $^{3}I_{OUTPUT} \text{ is the output current of any of the SCLK, } \overline{SSS}, MI, SI, V_{OA}, V_{OB}, \text{ or } V_{OC} \text{ pins.}$   $^{4}|CM| \text{ is the maximum common-mode voltage slew rate that can be sustained while maintaining output voltages within the } V_{OH} \text{ and } V_{OL} \text{ limits. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.}$ 

### **ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}\text{C}$  and  $V_{DD1} = V_{DD2} = 3.3 \text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ , and  $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 4. Switching Specifications** 

0 1			A Grad	e		B Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
MCLK, MO, SO									
SPI Clock Rate	SPI <sub>MCLK</sub>			1			12.5	MHz	
Data Rate Fast (MO, SO)	DR <sub>FAST</sub>			2			34	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			30			20	ns	50% input to 50% output
Pulse Width	PW	100			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	tplh — tphl
Codirectional Channel Matching <sup>1</sup>	t <sub>PSKCD</sub>			4			2	ns	
Jitter, High Speed	J <sub>HS</sub>		1			1		ns	
MSS									
Data Rate Fast	DR <sub>FAST</sub>			2			34	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			30			30	ns	50% input to 50% output
Pulse Width	PW	100			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	tpln — tphl
Setup Time <sup>2</sup>	MSS <sub>SETUP</sub>	1.5			10			ns	
Jitter, Low Speed	J <sub>LS</sub>		2.5			2.5		ns	
V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub>									
Data Rate Slow	DR <sub>SLOW</sub>			250			250	kbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	0.1		2.6	0.1		2.6	μs	50% input to 50% output
Pulse Width	PW	4			4			μs	Within PWD limit
Jitter, Low Speed	J <sub>LS</sub>			2.5			2.5	μs	tplh — tphl
V <sub>lx</sub> <sup>3</sup> Minimum Input Skew <sup>4</sup>	t <sub>VIx</sub> skew <sup>3</sup>	10			10			ns	

<sup>&</sup>lt;sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

**Table 5. Supply Current** 

		1 MF	Iz, A Grade	e/B Grade	17 /	MHz, B (	Grade		
<b>Device Number</b>	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
ADuM3151	I <sub>DD1</sub>		2.8	6.5		10.5	18	mA	$C_L = 0$ pF, low speed channels
	$I_{DD2}$		4.6	8		9.0	17	mA	$C_L = 0$ pF, low speed channels
ADuM3152	I <sub>DD1</sub>		3.4	6		11.7	18	mA	$C_L = 0$ pF, low speed channels
	$I_{DD2}$		5.0	8		10.0	16	mA	$C_L = 0$ pF, low speed channels
ADuM3153	$I_{DD1}$		2.8	5.5		11.7	18	mA	$C_L = 0$ pF, low speed channels
	$I_{DD2}$		3.5	9		10.0	15	mA	$C_L = 0$ pF, low speed channels

<sup>&</sup>lt;sup>2</sup> The MSS signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that MSS reaches the output ahead of another fast signal, set up MSS prior to the competing signal by different times depending on speed grade.

 $<sup>^3</sup>$   $V_{lx} = V_{lA}\text{, }V_{lB}\text{, or }V_{lC}\text{.}$ 

<sup>&</sup>lt;sup>4</sup> An internal asynchronous clock not available to users samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least 1 tylk SKEW time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output.

Table 6. For All Models<sup>1, 2, 3</sup>

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
MCLK, $\overline{\text{MSS}}$ , MO, SO, $V_{\text{IA}}$ , $V_{\text{IB}}$ , $V_{\text{IC}}$						
Logic High Input Threshold	V <sub>IH</sub>	$0.7 \times V_{DDx}$			V	
Logic Low Input Threshold	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V <sub>IHYST</sub>		500		mV	
Input Current per Channel	I <sub>I</sub>	-1	+0.01	+1	μΑ	$0 \text{ V} \leq V_{\text{INPUT}} \leq V_{\text{DDx}}$
SCLK, $\overline{SSS}$ , MI, SI, $V_{OA}$ , $V_{OB}$ , $V_{OC}$						
Logic High Output Voltages	V <sub>OH</sub>	$V_{\text{DDx}} - 0.1$	3.3		V	$I_{OUTPUT} = -20 \mu A$ , $V_{INPUT} = V_{IH}$
		$V_{\text{DDx}} - 0.4$	3.1		V	$I_{OUTPUT} = -4 \text{ mA}, V_{INPUT} = V_{IH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{OUTPUT} = 20 \mu A, V_{INPUT} = V_{IL}$
			0.2	0.4	V	$I_{OUTPUT} = 4 \text{ mA}, V_{INPUT} = V_{IL}$
V <sub>DD1</sub> , V <sub>DD2</sub> Undervoltage Lockout	UVLO		2.6		V	
Supply Current for High Speed Channel						
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.086		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.019		mA/Mbps	
Supply Current for All Low Speed Channels						
Quiescent Side 1 Current	I <sub>DD1(Q)</sub>		2.9		mA	
Quiescent Side 2 Current	I <sub>DD2(Q)</sub>		4.7		mA	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	CM	25	35		kV/μs	$V_{INPUT} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = $800 \text{ V}$

 $<sup>^{1}</sup>V_{DDx} = V_{DD1} \text{ or } V_{DD2}.$   $^{2}V_{INPUT} \text{ is the input voltage of any of the MCLK, } \overline{MSS}, MO, SO, V_{IA}, V_{IB}, \text{ or } V_{IC} \text{ pins.}$   $^{3}I_{OUTPUT} \text{ is the output current of any of the SCLK, } \overline{SSS}, MI, SI, V_{OA}, V_{OB}, \text{ or } V_{OC} \text{ pins.}$   $^{4}|CM| \text{ is the maximum common-mode voltage slew rate that can be sustained while maintaining output voltages within the } V_{OH} \text{ and } V_{OL} \text{ limits. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.}$ 

### **ELECTRICAL CHARACTERISTICS—MIXED 5 V/3.3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = 5$  V, and  $V_{DD2} = 3.3$  V. Minimum and maximum specifications apply over the entire recommended operation range:  $4.5 \text{ V} \leq V_{DD1} \leq 5.5 \text{ V}$ ,  $3.0 \text{ V} \leq V_{DD2} \leq 3.6 \text{ V}$ , and  $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 7. Switching Specifications** 

0 1			A Grad	e		B Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
MCLK, MO, SO									
SPI Clock Rate	SPI <sub>MCLK</sub>			1			15.6	MHz	$1/(4 \times t_{PHL})$
Data Rate Fast (MO, SO)	DR <sub>FAST</sub>			2			34	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			27			16	ns	50% input to 50% output
Pulse Width	PW	100			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	tplh - tphl
Codirectional Channel Matching <sup>1</sup>	t <sub>PSKCD</sub>			3			2	ns	
Jitter, High Speed	J <sub>HS</sub>		1			1		ns	
MSS									
Data Rate Fast	DR <sub>FAST</sub>			2			34	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			27			26	ns	50% input to 50% output
Pulse Width	PW	100			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	tpln — tphl
Setup Time <sup>2</sup>	MSS <sub>SETUP</sub>	1.5			10			ns	
Jitter, High Speed	J <sub>HS</sub>		1			1		ns	
V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub>									
Data Rate Slow	DR <sub>SLOW</sub>			250			250	kbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	0.1		2.6	0.1		2.6	μs	50% input to 50% output
Pulse Width	PW	4			4			μs	Within PWD limit
Jitter, Low Speed	J <sub>LS</sub>			2.5			2.5	μs	
V <sub>lx</sub> <sup>3</sup> Minimum Input Skew <sup>4</sup>	t <sub>VIx</sub> skew <sup>3</sup>	10			10			ns	

<sup>&</sup>lt;sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

**Table 8. Supply Current** 

		1 M	Hz, A Grade	e/B Grade	17	17 MHz, B Grade			
<b>Device Number</b>	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
ADuM3151	I <sub>DD1</sub>		4.0	8.5		13.9	22	mA	$C_L = 0$ pF, low speed channels
	I <sub>DD2</sub>		4.6	8		9.0	17	mA	$C_L = 0$ pF, low speed channels
ADuM3152	I <sub>DD1</sub>		4.8	8		14.0	21.5	mA	$C_L = 0$ pF, low speed channels
	I <sub>DD2</sub>		5.0	8		10.0	16	mA	$C_L = 0$ pF, low speed channels
ADuM3153	I <sub>DD1</sub>		4.0	6.5		14.0	21.5	mA	$C_L = 0$ pF, low speed channels
	I <sub>DD2</sub>		4.7	9		10.0	15	mA	$C_L = 0$ pF, low speed channels

 $<sup>^2</sup>$  The  $\overline{\text{MSS}}$  signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that  $\overline{\text{MSS}}$  reaches the output ahead of another fast signal, set up  $\overline{\text{MSS}}$  prior to the competing signal by different times depending on speed grade.

 $<sup>^3</sup>$   $V_{lx} = V_{lA}\text{, }V_{lB}\text{, or }V_{lC}\text{.}$ 

<sup>&</sup>lt;sup>4</sup> An internal asynchronous clock not available to users samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least 1 tylk SKEW time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output.

Table 9. For All Models<sup>1, 2, 3</sup>

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
MCLK, $\overline{\text{MSS}}$ , MO, SO, V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub>						
Logic High Input Threshold	V <sub>IH</sub>	$0.7 \times V_{DDx}$			V	
Logic Low Input Threshold	$V_{IL}$			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V <sub>IHYST</sub>		500		mV	
Input Current per Channel	I <sub>I</sub>	-1	+0.01	+1	μΑ	$0 \text{ V} \leq V_{\text{INPUT}} \leq V_{\text{DDx}}$
SCLK, $\overline{SSS}$ , MI, SI, $V_{OA}$ , $V_{OB}$ , $V_{OC}$						
Logic High Output Voltages	V <sub>OH</sub>	$V_{DDX} - 0.1$	$V_{\text{DDX}}$		V	$I_{OUTPUT} = -20 \mu A$ , $V_{INPUT} = V_{IH}$
		$V_{\text{DDX}} - 0.4$	$V_{DDX} - 0.2$		V	$I_{OUTPUT} = -4 \text{ mA}, V_{INPUT} = V_{IH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{OUTPUT} = 20 \mu A$ , $V_{INPUT} = V_{IL}$
			0.2	0.4	V	$I_{OUTPUT} = 4 \text{ mA}, V_{INPUT} = V_{IL}$
V <sub>DD1</sub> , V <sub>DD2</sub> Undervoltage Lockout	UVLO		2.6		V	
Supply Current for All Low Speed Channels						
Quiescent Side 1 Current	I <sub>DD1(Q)</sub>		4.3		mA	
Quiescent Side 2 Current	I <sub>DD2(Q)</sub>		4.7		mA	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	CM	25	35		kV/μs	$V_{INPUT} = V_{DDX}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V

 $<sup>^1\,</sup>V_{\text{DDx}} = V_{\text{DD1}}$  or  $V_{\text{DD2}}.$ 

<sup>&</sup>lt;sup>2</sup> V<sub>INPUT</sub> is the input voltage of any of the MCLK, MSS, MO, SO, V<sub>IA</sub>, V<sub>IB</sub>, or V<sub>IC</sub> pins.

<sup>3</sup> I<sub>OUTPUT</sub> is the output current of any of the SCLK, SSS, MI, SI, V<sub>OA</sub>, V<sub>OB</sub>, V<sub>OC</sub> pins.

<sup>4</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining output voltages within the V<sub>OH</sub> and V<sub>OL</sub> limits. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### **ELECTRICAL CHARACTERISTICS—MIXED 3.3 V/5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = 3.3 \text{ V}$ , and  $V_{DD2} = 5 \text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ , and  $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 10. Switching Specifications** 

5 1			A Grad	e		B Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
MCLK, MO, SO									
SPI Clock Rate	SPI <sub>MCLK</sub>			1			15.6	MHz	
Data Rate Fast (MO, SO)	DR <sub>FAST</sub>			2			34	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			27			16	ns	50% input to 50% output
Pulse Width	PW	100			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	tplh — tphl
Codirectional Channel Matching <sup>1</sup>	t <sub>PSKCD</sub>			5			2	ns	
Jitter, High Speed	J <sub>HS</sub>		1			1		ns	
MSS									
Data Rate Fast	DR <sub>FAST</sub>			2			34	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			27			27	ns	50% input to 50% output
Pulse Width	PW	100			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			2			3	ns	tplh — tphl
Setup Time <sup>2</sup>	MSS <sub>SETUP</sub>	1.5			10			ns	
Jitter, High Speed	J <sub>HS</sub>		1			1		ns	
$V_{IA}$ , $V_{IB}$ , $V_{IC}$									
Data Rate	DR <sub>SLOW</sub>			250			250	kbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	0.1		2.6	0.1		2.6	μs	50% input to 50% output
Pulse Width	PW	4			4			μs	Within PWD limit
Jitter, Low Speed	$\mathbf{J}_{LS}$			2.5			2.5	μs	tplh - tphl
V <sub>lx</sub> <sup>3</sup> Minimum Input Skew <sup>4</sup>	t <sub>VIx SKEW</sub> 3	10			10			ns	

<sup>&</sup>lt;sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

**Table 11. Supply Current** 

		1 MH	lz, A Grade	e/B Grade	17 /	MHz, B (	1Hz, B Grade		
<b>Device Number</b>	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions/Comments
ADuM3151	I <sub>DD1</sub>		2.8	6.5		10.5	18	mA	$C_L = 0$ pF, low speed channels
	$I_{DD2}$		6.0	10.5		13.0	23	mA	$C_L = 0$ pF, low speed channels
ADuM3152	I <sub>DD1</sub>		3.5	6		11.7	18	mA	$C_L = 0$ pF, low speed channels
	I <sub>DD2</sub>		6.5	10.5		13.4	22.5	mA	$C_L = 0$ pF, low speed channels
ADuM3153	I <sub>DD1</sub>		2.8	5.5		11.7	18	mA	$C_L = 0$ pF, low speed channels
	I <sub>DD2</sub>		6.0	12		13.4	21	mA	$C_L = 0$ pF, low speed channels

<sup>&</sup>lt;sup>2</sup> The MSS signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that MSS reaches the output ahead of another fast signal, it must be set up prior to the competing signal by different times depending on speed grade.

 $<sup>^3</sup>$   $V_{lx} = V_{lA},\, V_{lB},\, or\, V_{lC}.$ 

<sup>&</sup>lt;sup>4</sup> An internal asynchronous clock not available to users samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least 1 tylk SKEW time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output.

Table 12. For All Models<sup>1, 2, 3</sup>

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
MCLK, $\overline{\text{MSS}}$ , MO, SO, V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub>						
Logic High Input Threshold	V <sub>IH</sub>	$0.7 \times V_{DDx}$			٧	
Logic Low Input Threshold	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	
Input Hysteresis	V <sub>IHYST</sub>		500		mV	
Input Current per Channel	I <sub>I</sub>	-1	+0.01	+1	μΑ	$0 \text{ V} \leq V_{\text{INPUT}} \leq V_{\text{DDx}}$
SCLK, $\overline{SSS}$ , MI, SI, V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub>						
Logic High Output Voltages	VoH	V <sub>DDx</sub> - 0.1	$V_{\text{DDX}}$		V	$I_{OUTPUT} = -20 \mu A$ , $V_{INPUT} = V_{IH}$
		$V_{DDx} - 0.4$	$V_{\text{DDX}} - 0.2$		V	$I_{OUTPUT} = -4 \text{ mA}, V_{INPUT} = V_{IH}$
Logic Low Output Voltages	Vol		0.0	0.1	V	$I_{OUTPUT} = 20 \mu A$ , $V_{INPUT} = V_{IL}$
			0.2	0.4	V	$I_{OUTPUT} = 4 \text{ mA}, V_{INPUT} = V_{IL}$
V <sub>DD1</sub> , V <sub>DD2</sub> Undervoltage Lockout	UVLO		2.6		V	
Supply Current for All Low Speed Channels						
Quiescent Side 1 Current	I <sub>DD1(Q)</sub>		2.9		mA	
Quiescent Side 2 Current	$I_{DD2(Q)}$		6.1		mA	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	CM	25	35		kV/μs	$V_{INPUT} = V_{DDX}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V

 $<sup>^{1}</sup>$   $V_{DDx} = V_{DD1}$  or  $V_{DD2}$ .

### **PACKAGE CHARACTERISTICS**

Table 13.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	
Capacitance (Input to Output) <sup>1</sup>	C <sub>I-O</sub>		1.0		pF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		pF	
IC Junction to Case Thermal Resistance	$\theta_{\text{JC}}$		75		°C/W	Thermocouple located at center of package underside

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together. <sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>&</sup>lt;sup>2</sup> V<sub>INPUT</sub> is the input voltage of any of the MCLK, MSS, MO, SO, V<sub>IA</sub>, V<sub>IB</sub>, V<sub>IC</sub> pins.

<sup>3</sup> I<sub>OUTPUT</sub> is the output current of any of the SCLK, SSS, MI, SI, V<sub>OA</sub>, V<sub>OB</sub>, V<sub>OC</sub> pins.

<sup>4</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining output voltages within the V<sub>OH</sub> and V<sub>OL</sub> limits. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

#### **REGULATORY INFORMATION**

The ADuM3151/ADuM3152/ADuM3153 are approved by the organizations listed in Table 14. See Table 19 and the Insulation Lifetime section for the recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

Table 14.

UL	CSA	VDE
Recognized under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>
3750 V rms Single Protection	Basic insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2 <sup>nd</sup> Ed.+A1+A2, 510 V rms (721 V peak) maximum working voltage <sup>3</sup>	Reinforced insulation, 565 V peak
File E214100	File 205078	File 2471900-4880-0001

 $<sup>^{1}</sup>$  In accordance with UL 1577, each model is proof tested by applying an insulation test voltage ≥4500 V rms for 1 second (current leakage detection limit = 10  $\mu$ A).

### **INSULATION AND SAFETY RELATED SPECIFICATIONS**

Table 15.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3750	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	5.1	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	5.1	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017	mm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303, Part 1
Material Group		II		Material group (DIN VDE 0110, 1/89, Table 1)

<sup>&</sup>lt;sup>2</sup> In accordance with DIN V VDE V 0884-10, each model is proof tested by applying an insulation test voltage ≥ 525 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (\*) marked on the component designates DIN V VDE V 0884-10 approval.

<sup>&</sup>lt;sup>3</sup> See Table 19 for recommended maximum working voltages under various operating conditions.

### **DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS**

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marked on packages denotes DIN V VDE V 0884-10 approval.

Table 16.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V <sub>IORM</sub>	565	V peak
Input-to-Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{pd(m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1059	V peak
Input-to-Output Test Voltage, Method a				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge $< 5$ pC	$V_{pd(m)}$	848	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge $< 5$ pC	$V_{pd(m)}$	678	V peak
Highest Allowable Overvoltage		V <sub>IOTM</sub>	5000	V peak
Surge Isolation Voltage	$V_{IOSM(TEST)} = 10$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	V <sub>IOSM</sub>	6250	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Case Temperature		Ts	150	°C
Safety Total Dissipated Power		I <sub>S1</sub>	1.4	W
Insulation Resistance at T <sub>S</sub>	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω




Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN V VDE V 0884-10

### **RECOMMENDED OPERATING CONDITIONS**

Table 17.

Parameter	Symbol	Min	Max	Unit
Operating Temperature Range	T <sub>A</sub>	-40°C	+125	°C
Supply Voltage Range <sup>1</sup>	$V_{DD1}$ , $V_{DD2}$	3.0	5.5	V
Input Signal Rise and Fall Times			1.0	ms

<sup>&</sup>lt;sup>1</sup> See the DC Correctness and Magnetic Field Immunity section for information on the immunity to the external magnetic fields.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 18.

Tubic 10.				
Parameter	Rating			
Storage Temperature (T <sub>ST</sub> ) Range	−65°C to +150°C			
Ambient Operating Temperature (T <sub>A</sub> ) Range	−40°C to +125°C			
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> )	−0.5 V to +7.0 V			
Input V <u>oltag</u> es (V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , MCLK, MO, MSS)	$-0.5 \text{ V to V}_{DDx} + 0.5 \text{ V}$			
Output Voltages (SCLK, $\overline{SSS}$ , MI, SI, $V_{OA}$ , $V_{OB}$ , $V_{OC}$ )	$-0.5 \text{ V to V}_{DDx} + 0.5 \text{ V}$			
Average Current per Output Pin <sup>1</sup>	−10 mA to +10 mA			
Common-Mode Transients <sup>2</sup>	-100 kV/μs to +100 kV/μs			

See Figure 4 for maximum safety rated current values across temperature.
 Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 19. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Max	Unit	Constraint
AC 60 Hz RMS Voltage	400	V rms	20-year lifetime at 0.1% failure rate, zero average voltage
DC Voltage	722	V peak	Limited by the creepage of the package, Pollution Degree 2, Material Group II <sup>2,3</sup>

<sup>&</sup>lt;sup>1</sup> See the Insulation Lifetime section for more details.

### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> Other pollution degree and material group requirements yield a different limit.

<sup>&</sup>lt;sup>3</sup> Some system level standards allow components to use the printed wiring board (PWB) creepage values. The supported dc voltage may be higher for those standards.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. ADuM3151 Pin Configuration

Table 20. ADuM3151 Pin Function Descriptions

Pin No.	Mnemonic	Direction	Description			
1	V <sub>DD1</sub>	Power	Input Power Supply for Side 1. A bypass capacitor from V <sub>DD1</sub> to GND <sub>1</sub> to local ground is required.			
2, 10	GND₁	Return	Ground 1. Ground reference for Isolator Side 1.			
3	MCLK	Input	PI Clock from the Master Controller.			
4	MO	Input	SPI Data from the Master MO/SI Line.			
5	MI	Output	SPI Data from the Slave to the Master MI/SO Line.			
6	MSS	Input	slave Select from the Master. This signal uses an active low logic. The slave select pin requires a 10 ns etup time from the next clock or data edge.			
7	VIA	Input	Low Speed Data Input A.			
8	V <sub>IB</sub>	Input	Low Speed Data Input B.			
9	Voc	Output	Low Speed Data Output C.			
11, 19	GND2	Return	Ground 2. Ground reference for Isolator Side 2.			
12	V <sub>IC</sub>	Input	Low Speed Data Input C.			
13	V <sub>OB</sub>	Output	Low Speed Data Output B.			
14	V <sub>OA</sub>	Output	Low Speed Data Output A.			
15	SSS	Output	Slave Select to the Slave. This signal uses an active low logic.			
16	SO	Input	SPI Data from the Slave to the Master MI/SO Line.			
17	SI	Output	SPI Data from the Master to the Slave MO/SI Line.			
18	SCLK	Output	SPI Clock from the Master Controller.			
20	V <sub>DD2</sub>	Power	Input Power Supply for Side 2. A bypass capacitor from V <sub>DD2</sub> to GND <sub>2</sub> to local ground is required.			




Figure 6. ADuM3152 Pin Configuration

Table 21. ADuM3152 Pin Function Descriptions

Pin No.	Mnemonic	Direction	Description			
1	$V_{DD1}$	Power	Input Power Supply for Side 1. A bypass capacitor from V <sub>DD1</sub> to GND <sub>1</sub> to local ground is required.			
2, 10	GND₁	Return	Ground 1. Ground reference for Isolator Side 1.			
3	MCLK	Input	SPI Clock from the Master Controller.			
4	MO	Input	PI Data from the Master MO/SI Line.			
5	MI	Output	SPI Data from the Slave to the Master MI/SO Line.			
6	MSS	Input	Slave Select from the Master. This signal uses an active low logic. The slave select pin requires a 10 ns setup time from the next clock or data edge.			
7	$V_{IA}$	Input	Low Speed Data Input A.			
8	V <sub>OB</sub>	Output	Low Speed Data Output B.			
9	V <sub>OC</sub>	Output	Low Speed Data Output C.			
11, 19	GND <sub>2</sub>	Return	Ground 2. Ground reference for Isolator Side 2.			
12	V <sub>IC</sub>	Input	Low Speed Data Input C.			
13	$V_{\text{IB}}$	Input	Low Speed Data Input B.			
14	Voa	Output	Low Speed Data Output A.			
15	SSS	Output	Slave Select to the Slave. This signal uses an active low logic.			
16	SO	Input	SPI Data from the Slave to the Master MI/SO Line.			
17	SI	Output	SPI Data from the Master to the Slave MO/SI Line.			
18	SCLK	Output	SPI Clock from the Master Controller.			
20	$V_{DD2}$	Power	Input Power Supply for Side 2. A bypass capacitor from V <sub>DD2</sub> to GND <sub>2</sub> to local ground is required.			




Figure 7. ADuM3153 Pin Configuration

Table 22. ADuM3153 Pin Function Descriptions

Pin No.	Mnemonic	Direction	Description				
1	$V_{DD1}$	Power	Input Power Supply for Side 1. A bypass capacitor from V <sub>DD1</sub> to GND <sub>1</sub> to local ground is required.				
2, 10	GND <sub>1</sub>	Return	ound 1. Ground reference for Isolator Side 1.				
3	MCLK	Input	'I Clock from the Master Controller.				
4	MO	Input	SPI Data from the Master MOSI Line				
5	MI	Output	SPI Data from the Slave to the Master MI/SO Line.				
6	MSS	Input	ave Select from the Master. This signal uses an active low logic. The slave select pin requires a 10 ns tup time from the next clock or data edge.				
7	$V_{OA}$	Output	Low Speed Data Output A.				
8	$V_{OB}$	Output	Low Speed Data Output B.				
9	Voc	Output	Low Speed Data Output C.				
11, 19	GND <sub>2</sub>	Return	Ground 1. Ground reference for Isolator Side 2.				
12	V <sub>IC</sub>	Input	ow Speed Data Input C.				
13	V <sub>IB</sub>	Input	Low Speed Data Input B.				
14	$V_{IA}$	Input	Low Speed Data Input A.				
15	SSS	Output	Slave Select to the Slave. This signal uses an active low logic.				
16	SO	Input	SPI Data from the Slave to the Master MI/SO Line.				
17	SI	Output	SPI Data from the Master to the Slave MO/SI Line.				
18	SCLK	Output	SPI Clock from the Master Controller.				
20	$V_{DD2}$	Power	Input Power Supply for Side 2. A bypass capacitor from $V_{DD2}$ to $GND_2$ to local ground is required.				

Table 23. ADuM3151/ADuM3152/ADuM3153 Power-Off Default State Truth Table (Positive Logic)<sup>1</sup>

V <sub>DD1</sub> State	V <sub>DD2</sub> State	Side 1 Outputs	Side 2 Outputs	SSS	Comments
Unpowered	Powered	Z	Z	Z	Outputs on an unpowered side are high impedance within one diode drop of ground
Powered	Unpowered	Z	Z	Z	Outputs on an unpowered side are high impedance within one diode drop of ground

<sup>&</sup>lt;sup>1</sup> Z is high impedance.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Dynamic Supply Current per Input Channel vs. Data Rate for 5.0 V and 3.3 V Operation




Figure 9. Typical I<sub>DD1</sub> Supply Current vs. Data Rate for 5.0 V and 3.3 V Operation




Figure 10. Typical Propagation Delay vs. Ambient Temperature for High Speed Channels Without Glitch Filter (See the High Speed Channels Section)




Figure 11. Typical Dynamic Supply Current per Output Channel vs. Data Rate for 5.0 V and 3.3 V Operation




Figure 12. Typical  $I_{DD2}$  Supply Current vs. Data Rate for 5.0 V and 3.3 V Operation




Figure 13. Typical Propagation Delay vs. Ambient Temperature for High Speed Channels with Glitch Filter (See the High Speed Channels Section)

# APPLICATIONS INFORMATION INTRODUCTION

The ADuM3151/ADuM3152/ADuM3153 are a family of devices created to optimize isolation of SPI for speed and provide additional low speed channels for control and status monitoring functions. The isolators are based on differential signaling *i*Coupler technology for enhanced speed and noise immunity.

### **High Speed Channels**

The ADuM3151/ADuM3152/ADuM3153 have four high speed channels. The first three channels, CLK, MI/SO, and MO/SI (the slash indicates the connection of the particular input and output channel across the isolator), are optimized for either low propagation delay in the B grade or high noise immunity in the A grade. The difference between the grades is the addition of a glitch filter to these three channels in the A grade version, which increases the propagation delay. The B grade version, with a maximum propagation delay of 14 ns, supports a maximum clock rate of 17 MHz in the standard 4-wire SPI. However, because the glitch filter is not present in the B grade version, ensure that spurious glitches of less than 10 ns are not present.

Glitches of less than 10 ns in the B grade devices can cause the missing of the second edge of the glitch. This pulse condition is then seen as a spurious data transition on the output that is corrected by a refresh or the next valid data edge. It is recommended to use the A grade devices in noisy environments.

The relationship between the SPI signal paths and the pin mnemonics of the ADuM3151/ADuM3152/ADuM3153 and the data directions is detailed in Table 24.

Table 24. Pin Mnemonics Correspondence to the SPI Signal Path Names

SPI Signal Path	Master Side 1	Data Direction	Slave Side 2
CLK	MCLK	$\rightarrow$	SCLK
MO/SI	MO	$\rightarrow$	SI
MI/SO	MI	←	SO
SS	MSS	$\rightarrow$	SSS

The datapaths are SPI mode agnostic. The CLK and MOSI, SPI data paths are optimized for propagation delay and channel to channel matching. The MISO SPI datapath is optimized for propagation delay. The devices do not synchronize to the clock channels so there are no constraints on the clock polarity or the timing with respect to the data lines. To allow compatibility with nonstandard SPI interfaces, the MI pin is always active, and does not tristate when the slave select is not asserted. This precludes tying several MI lines together without adding a tristate buffer or multiplexor.

The  $\overline{SS}$  (slave select bar) is typically an active low signal. It can have many different functions in SPI and SPI-like busses. Many of these functions are edge triggered, so the  $\overline{SS}$  path contains a glitch filter in both the A grade and the B grade.

The glitch filter prevents short pulses from propagating to the output or causing other errors in operation. The  $\overline{\rm MSS}$  signal requires a 10 ns setup time in the B grade devices prior to the first active clock edge to allow the added propagation time of the glitch filter.

### **Low Speed Data Channels**

The low speed data channels are provided as economical isolated datapaths where timing is not critical. The dc value of all high and low speed inputs on a given side of the devices are sampled simultaneously, packetized and shifted across an isolation coil. The high speed channels are compared for dc accuracy, and the low speed data is transferred to the appropriate low speed outputs. The process is then reversed by reading the inputs on the opposite side of the devices, packetizing them and sending them back for similar processing. The dc correctness data for the high speed channels is handled internally, and the low speed data is clocked to the outputs simultaneously.

A free running internal clock regulates this bidirectional data shuttling. Because data is sampled at discrete times based on this clock, the propagation delay for a low speed channel is between 0.1  $\mu$ s and 2.6  $\mu$ s, depending on where the input data edge changes with respect to the internal sample clock.

Figure 14 illustrates the behavior of the low speed channels and the relationship between the codirectional channels.

- Point A: When data is sampled between the input edges of two low speed data inputs, a very narrow gap between edges is increased to the width of the output clock.
- Point B: Data edges that occur on codirectional channels between samples are sampled and simultaneously sent to the outputs, which synchronizes the data edges between the two channels at the outputs.
- Point C: Data pulses that are less than the minimum low speed pulse width may not be transmitted because they may not be sampled.




Figure 14. Slow Channel Timing

A low speed data system that is carefully designed so that staggered data transitions at the inputs become either synchronized or pushed apart when they are presented at the output. Edge order is always preserved for as long as the edges are separated by at least  $V_{\rm Ix\,SKEW}$ . In other words, if one edge is leading another at the input, the order of the edges is not reversed by the isolator.

### PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADuM3151/ADuM3152/ADuM3153 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both input and output supply pins:  $V_{\rm DD1}$  and  $V_{\rm DD2}$  (see Figure 15). The capacitor value must be between 0.01  $\mu F$  and 0.1  $\mu F$ . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 20 mm.




Figure 15. Recommended PCB Layout

In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, design the board layout so that any coupling that does occur affects all pins equally on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

#### PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input to output propagation delay time for a high to low transition may differ from the propagation delay time of a low to high transition.




Figure 16. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.

Channel to channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM3151/ADuM3152/ADuM3153 component.

# DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim$ 1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is, therefore, either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than  $\sim$ 1.2  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent via the low speed channel to ensure dc correctness at the output.

If the low speed decoder receives no pulses for more than about 5 µs, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a high-Z state by the watchdog timer circuit.

The limitation on the magnetic field immunity of the device is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM3151/ADuM3152/ADuM3153 were examined in a 3 V operating condition because it represents the most susceptible mode of operation for this product.

The pulses at the transformer output have an amplitude greater than  $1.5~\rm V$ . The decoder has a sensing threshold of about  $1.0~\rm V$ ; thereby, establishing a  $0.5~\rm V$  margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \pi r_n^2$$
;  $n = 1, 2, ..., N$ 

where:

β is the magnetic flux density.

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil. N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM3151/ADuM3152/ADuM3153 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 17.




Figure 17. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.5 kgauss, induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst-case polarity, during a transmitted pulse, it reduces the received pulse from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3151/ADuM3152/ADuM3153 transformers. Figure 18 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM3151/ADuM3152/ADuM3153 are insensitive to external fields. Only extremely large, high frequency currents, very close to the component are a concern. For the 1 MHz example noted, a user would have to place a 1.2 kA current 5mm away from the ADuM3151/ADuM3152/ADuM3153 to affect component operation.




Figure 18. Maximum Allowable Current for Various Current to ADuM3151/ADuM3152/ADuM3153 Spacings

At combinations of strong magnetic field and high frequency, any loops formed by the PCB traces may induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Take care to avoid PCB structures that form loops.

### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM3151/ADuM3152/ADuM3153 isolators is a function of the supply voltage, the data rate of the channel, and the output load of the channel and whether it is a high or low speed channel.

The low speed channels draw a constant quiescent current caused by the internal ping-pong datapath. The operating frequency is low enough that the capacitive losses caused by the recommended capacitive load are negligible compared to the quiescent current. The explicit calculation for the data rate is eliminated for simplicity, and the quiescent current for each side of the isolator due to the low speed channels can be found in Table 3, Table 6, Table 9, and Table 12 for the particular operating voltages.

These quiescent currents add to the high speed current as is shown in the following equations for the total current for each side of the isolator. Dynamic currents are taken from Table 3 and Table 6 for the respective voltages.

For Side 1, the supply current is given by

$$I_{DDI} = I_{DDI(D)} \times (f_{MCLK} + f_{MO} + f_{\overline{MSS}}) + f_{MI} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(MI)} \times V_{DDI})) + I_{DDI(O)}$$

For Side 2, the supply current is given by

$$\begin{split} I_{DD2} &= I_{DDI(D)} \times f_{SO} + \\ f_{SCLK} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(SCLK)} \times V_{DD2})) + \\ f_{SI} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(SS)} \times V_{DD2})) + \\ f_{\overline{SSS}} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(\overline{SSS})} \times V_{DD2})) + I_{DD2(Q)} \end{split}$$

#### where:

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $f_x$  is the logic signal data rate for the specified channel (Mbps).  $C_{L(x)}$  is the load capacitance of the specified output (pF).  $V_{DDx}$  is the supply voltage of the side being evaluated (V).  $I_{DDI(Q)}$ ,  $I_{DD2(Q)}$  are the specified Side 1 and Side 2 quiescent supply currents (mA).

Figure 8 and Figure 11 show the supply current per channel as a function of data rate for an input and unloaded output. Figure 9 and Figure 12 show the total  $I_{\rm DD1}$  and  $I_{\rm DD2}$  supply currents as a function of data rate for the ADuM3151/ADuM3152/ADuM3153 channel configurations with all high speed channels running at the same speed and the low speed channels at idle.

### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as the materials and material interfaces.

There are two types of insulation degradation of primary interest: breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

### **Surface Tracking**

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allow the components to be categorized into different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage.

### **Data Sheet**

### ADuM3151/ADuM3152/ADuM3153

The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM3151/ADuM3152/ADuM3153 isolators are detailed in Table 15.

#### **Insulation Wear Out**

The lifetime of insulation due to wear out is determined by its thickness, the material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. It is the working voltage applicable to tracking that is specified in most standards.

Testing and modeling have shown that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier, as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in this product, the ac rms voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{AC\ RMS}^2 + V_{DC}^2} \tag{1}$$

or

$$V_{ACRMS} = \sqrt{V_{RMS}^2 - V_{DC}^2} \tag{2}$$

where:

 $V_{ACRMS}$  is the time varying portion of the working voltage.  $V_{DC}$  is the dc offset of the working voltage.  $V_{RMS}$  is the total rms working voltage.

#### Calculation and Use of Parameters Example

The following is an example that frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms, and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide.

To establish the critical voltages in determining the creepage clearance and lifetime of a device, see Figure 19 and the following equations.




Figure 19. Critical Voltage Example

The working voltage across the barrier from Equation 1 is

$$V_{\mathit{RMS}} = \sqrt{{V_{\mathit{AC}}}_{\mathit{RMS}}^2 + {V_{\mathit{DC}}}^2}$$

$$V_{RMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466 \text{ V}$$

This is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. The ac rms voltage can be obtained from Equation 2.

$$V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$

$$V_{AC,RMS} = \sqrt{466^2 - 400^2}$$

$$V_{AC\,RMS} = 240 \text{ V rms}$$

In this case, the ac rms voltage is simply the line voltage of  $240~\rm V$  rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for the working voltage listed in Table 19 for the expected lifetime, under a 60 Hz sine wave, and it is well within the limit for a 50-year service life.

Note that the dc working voltage limit in Table 19 is set by the creepage of the package as specified in IEC 60664-1. This value may differ for specific system level standards.

### **OUTLINE DIMENSIONS**




Figure 20. 20-Lead Shrink Small Outline Package [SSOP] (RS-20) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	No. of Inputs, V <sub>DD1</sub> Side	No. of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (MHz)	Maximum Propagation Delay, 5 V (ns)	Isolation Rating (V ac)	Temperature Range	Package Description	Package Option
ADuM3151ARSZ	5	2	1	25	3750	−40°C to +125°C	20-Lead SSOP	RS-20
ADuM3151ARSZ-RL7	5	2	1	25	3750	−40°C to +125°C	20-Lead SSOP, 7"Tape and Reel	RS-20
ADuM3151BRSZ	5	2	17	14	3750	−40°C to +125°C	20-Lead SSOP	RS-20
ADuM3151BRSZ-RL7	5	2	17	14	3750	−40°C to +125°C	20-Lead SSOP, 7"Tape and Reel	RS-20
EVAL-ADuM3151Z							Evaluation Board	
ADuM3152ARSZ	4	3	1	25	3750	−40°C to +125°C	20-Lead SSOP	RS-20
ADuM3152ARSZ-RL7	4	3	1	25	3750	−40°C to +125°C	20-Lead SSOP, 7"Tape and Reel	RS-20
ADuM3152BRSZ	4	3	17	14	3750	−40°C to +125°C	20-Lead SSOP	RS-20
ADuM3152BRSZ-RL7	4	3	17	14	3750	−40°C to +125°C	20-Lead SSOP, 7"Tape and Reel	RS-20
ADuM3153ARSZ	3	4	1	25	3750	−40°C to +125°C	20-Lead SSOP	RS-20
ADuM3153ARSZ-RL7	3	4	1	25	3750	−40°C to +125°C	20-Lead SSOP, 7"Tape and Reel	RS-20
ADuM3153BRSZ	3	4	17	14	3750	-40°C to +125°C	20-Lead SSOP	RS-20
ADuM3153BRSZ-RL7	3	4	17	14	3750	-40°C to +125°C	20-Lead SSOP, 7"Tape and Reel	RS-20

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.